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Abstract
Micro-Superconducting Magnetic Energy Storage (µ-SMES) technology has emerged
as a method for mitigating voltage sags for smaller scale applications using energy
storage capacities of less than 100kJ.

These units are designed to mitigate low

frequency (<1kHz) voltage sags in power distribution systems extending the lifetime of
electronic loads by reducing voltage fluctuations and reducing load outages due to
under-voltage trips. Improvements in cryogenic and switching technologies indicates
that µ-SMES are becoming a competitive alternative to other medium voltage sag
mitigation devices such as Uninterruptible Power Supplies (UPS) in terms of both
efficiency, reliability and economics.

This thesis details the work performed in the design, implementation and testing of a
prototype High transition Temperature Superconductor (HTS) SMES device.

The

design and construction of the prototype includes development of the energy storage
medium, cooling system and the Power Conditioning Circuit (PCC).

The energy

storage medium for the SMES prototype is designed using theoretical and Finite
Element Modelling (FEM) tools and the initial design fabricated using HTS BSCCO2223 tape manufactured by Australian Superconductors.

The refrigeration system to cool the HTS coil comprises of a gaseous helium cold head
cryocooler used to maintain the coil at a temperature of 30K, via the conduction cooling
method, with a maximum heat load of 25W when mounted in the prototype vacuum
sealed cryostat. This design improves the Ic characteristic of the coil compared to that
at 77K by a factor of 4.7, and hence improves the energy storage by a factor of 22.

ix

The prototype SMES PCC is capable of supplying a three phase load, accurately
maintaining the current flowing in the energy storage medium during the steady state
and reacting almost instantaneously to deliver energy to the load during voltage sags;
successfully maintaining the load voltage at a specified level. The PCC has been
constructed as a part of the process of developing a larger 20kJ system aimed at
industrial applications, with reference to a particular power quality study performed that
represents the typical application.

Further, to improve the efficiency of µ-SMES

systems, an in-depth investigation into incorporating alternative switching technologies,
such as cryoelectronics and Persistent Mode Current Switches (PMCS), into various
size µ-SMES systems is presented.

x
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1. Introduction
1.1 Thesis Purpose
SMES devices are potentially an efficient way of storing electrical power to maintain
a load during mains voltage sags. The superconducting coil itself has a near loss-less
current path and is very compact. The SMES systems require no maintenance over
many years and are environmentally friendly when compared with equivalent battery
storage systems.

SMES devices are a comparatively new technology and there are several components
to the design that need to be developed to make the system more efficient and cost
effective; these include the superconducting coil design, the refrigeration/insulation
technique and the PCC that is used to charge/discharge the SMES coil.

This thesis deals with the design of all the major components of a HTS SMES, the
SMES with an energy storage capability of greater than 1kJ. The SMES is designed
to support a 3-phase load during short term voltage sags and improve power quality.

1.2 Thesis Scope
The University of Wollongong (UoW) SMES development project involved several
major phases; identification of the problem, construction of a proof of concept DC
device, construction of a three phase AC prototype, and development of a blueprint of
a commercially realisable system.
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The proof of concept DC device was built by an earlier researcher, M. Josh, and
required the construction of a 100J SMES coil. The coil consisted of three BSSCO
pancakes cooled in a LN2 bath, and controlled by a DC-DC converter. The laboratory
device was designed as a demonstration of the HTS coil energy storage capabilities
and used to power a light globe during voltage sags or short full power interruptions.
While small, this demonstration model provided a basis for the larger practical SMES
device discussed here. This thesis includes details of the design, construction and
characterisation of the larger three phase SMES, as well as the planning and
recommendations for the blueprint of a commercially realisable 20kJ prototype.

As mentioned, the development of a SMES system is made up of many components.
In order to fully describe the system it is necessary to include in this thesis subsections that were not wholly the work of the author. The diagram shown in Figure
1.1 describes all stages of the entire UoW project. This figure highlights the
contribution of the author of this thesis to each component.
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System
Testing and
Integration

Figure 1.1 Block diagram representation of SMES project and system

Referring to Figure 1.1 a shaded block represents work completed entirely by the
author; the proof of concept DC device was built by M. Josh, and the partial shading
of the SMES coil and cryogenics denotes that a significant proportion of the work in
these areas was performed by other researchers, namely R. Thompson and F.
Darmann.

1.3 Thesis Layout
Chapter 2 provides a brief introduction to the power quality problems the SMES aims
to address and a critical discussion of conventional mitigation devices is given. It also
covers the history of SMES evolution and examines other aspects of SMES
technology such as cryogenics, PCC layout, alternative switching technology, and coil
design.
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Chapter 3 details the design of coil, the components used, and experimental analysis
of characteristics.

Chapter 4 covers the aspects of the cryogenic system, the design of cryostat,
integration with cold head and coil, and experimental testing of the cryogenic
characteristics.

Chapter 5 is an examination of the PCC layout, the hardware components and
software control. Included is discussion of the design equations, Power Systems
Computer Aided Drawing (PSCAD) and other modelling analysis. This chapter also
includes the results of the power quality survey.

Chapter 6 details how cryoelectronics or a PMCS could be integrated into the circuit.
Experimental analysis of semiconductor device behaviour and initial designs/testing
of PMCS are given. The discussion includes graphs of power savings achieved for a
given range of SMES storage capacities.

Chapter 7 is the full experimental analysis of system behaviour including harmonic
content, recharge and trickle charge time, voltage hold up capabilities, response
time/smoothness. Also included are photos of the completed PCC hardware.

Chapter 8 is the summary of conclusions and recommended future work.
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2. Literature Review
2.1 Introduction
The literature review in this chapter is a compilation of the analysis of the
publications relevant to the thesis topic.

The chapter supports the case for the

development of this project by identifying a problem within industry and discusses a
number of possible solutions. A flow diagram of the chapter is shown in Figure 2.1;
the boxes represent processes whilst the arrows represent outcomes.

The PQ
Problem

Complete
SMES
Solution

Voltage Sags

Mitigation
Devices

PMCS, Cryoelectronics =
Better Efficiency

SMES

Alternative
Switching
Technologies

HTS (25K), 1-20kJ

SMES
Development
(types, sizes)

Series, VSI

SMES Circuit
Topologies

Figure 2.1 Flow diagram describing the literature review

Hence, a brief introduction to the power quality problems this thesis aims to address
and a critical discussion of conventional mitigation devices is given. This results in a
comparison of SMES devices with other conventional alternatives that identifies
SMES as the best solution. A more detailed examination of the development of
SMES technology, both LTS and HTS, is provided, with reference to the different
available methods of coil design, SMES size/application and cryogenic systems.

Once an understanding of the development of SMES is established, a suitable energy
storage capacity range and cryogenic system can be identified. The literature review
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then explores the electronic components of the SMES in more detail. The PCC
topology is the main focus of this part of the research, as it is crucial to the overall
performance of the device. In addition to this, alternative switching methods that may
be incorporated into the design to improve efficiency, such as cryoelectronics and
PMCS devices, have also been included.

2.2 The Power Quality Problem
The term power quality refers to aiming to maintain constant amplitude, near perfect
sinusoid as the voltage waveform for power distribution systems [1]. Distortion of the
sinusoid can occur as a result of the introduction of harmonic distortion, fault
currents, voltage sags, voltage swells, power interruptions or resonance in the system.

Voltage sags, defined as a transient reduction in the rated AC voltage of a line with a
duration of less than one second such as the one in Figure 2.2, are one of the most
important power quality issues that are of concern to end users of electricity [1].
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Figure 2.2 Four cycle voltage sag occurring at 90° point on wave with a phase shift of
–30° [2]

Momentary interruption or significant reduction in the line voltage of a system can
cause sensitive equipment to fail or shutdown. This issue is of particular concern to
industrial manufacturers who run continuous process lines or consumers who require
100% reliability for electronically sensitive applications such as server farms. In the
case of the former, the failure, or controlled shut down of any electronic control
equipment used as a part of the process can result in a great loss of potential profits
(see Section 2.2.2) that would have been derived from the batch currently being
manufactured, and from the batches not completed in the hours lost restarting the
process line.

2.2.1 Characterising Voltage Sags
Voltage sags are generally characterised by two terms; sag magnitude and sag
duration. The sag magnitude is defined as the net rms voltage given as a percentage
7

of the nominal line voltage, and the sag duration is the period of time for which the
voltage remains at the reduced level [1]. It has been observed that the sag magnitude
during any single event remains constant, and that the sag duration, despite being a
function of the fault, is effectively defined by the protection equipment present in the
power system (circuit breakers etc). It should also be noted that a phase jump is
associated with most voltage sags (as shown in Figure 2.2) depending on the type of
fault, the distance to the fault and the difference in ratio of X/R (where X is the
reactance and R is the resistance) between the faulted feeder and the source [1, 2].

Generally, the longer the sag duration or the lower the sag magnitude, the higher the
probability of sensitive equipment tripping or the protective devices in the circuit
opening [2]. This relationship can be illustrated in a voltage tolerance graph that can
be defined for specific loads; a general example is shown in Figure 2.3.

Figure 2.3 An example of a rectangular voltage tolerance curve [2]
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2.2.2 Monitoring and the Cost of Voltage Sags
As the awareness of power quality issues increases, power distribution companies,
along with industrial and commercial sites are performing power quality surveys to
assess the cost of voltage sags and other interruptions in their system. To cite an
example, a recent national survey involving 22 Canadian utilities was conducted,
beginning in 1991 and lasting for three years. This survey monitored the power
system disturbances on a range of industrial sites, differentiating between the primary
(utility side) and secondary (customer side) [3, 4]. Table 2.1 shows the tally of power
disturbances for both primary (2.1a) and secondary (2.1b) recorded.

Table 2.1a Frequency of monitored

Table 2.1b Frequency of monitored

primary power disturbances (AV =

secondary power disturbances (AV =

Average value per site per month) [3]

Average value per site per month) [3]

It can be seen from the results that voltage sags, whilst not the most frequent
disturbance, constitute a significant proportion of the events. The survey also
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summarised the statistical characteristics of the power disturbances. The analysis of
the voltage sag characteristics is shown in Table 2.2.

Table 2.2 Statistical characteristics of voltage sags [3]

It was observed that the frequency of sags was greater and the sag magnitude was on
average lower on the secondary side. This is attributed to on-site fault generation,
initiated by the large number of cycling electric loads that have the potential of
generating disturbances that are typical on industrial sites [3].

The first component in assessing the cost of voltage sags is a comprehensive survey of
their characteristics; a recent (2001) Finnish survey took that one step further by using
survey data to estimate the financial cost of the disturbances. The survey covered five
utilities, three rural and two urban. Placing a concrete economic cost on voltage sags
is not easy. Heine’s method was to combine the data gained through power quality
monitoring with a survey of the real economic cost (direct and indirect) of voltage
sags to the consumers. The results were a total annual cost to the consumers fed by
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each utility (shown in Figure 2.4) and an average economic cost of each sag for a
range of customer categories (shown in Table 2.3) [5].

Figure 2.4 Annual cost, in Euros (2001), for each utility due as a result of voltage sags
[5]

Table 2.3 Average estimated economic cost per voltage sag [5]
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It can be concluded from the data that the cost of voltage sags to the economy is very
significant and that a means of maintaining the voltage at a stable level, even for short
periods of 10 cycles could make a big difference. Hence, the market for voltage
mitigation devices is quite large.

2.3 Mitigating Voltage Sags
The methods of mitigating voltage sags can be represented by four main categories:
reducing the frequency of the sags at the source, improving the components of the
power system, implementing a mitigation device between the source and the load, and
improving the quality of the affected equipment or reducing its sensitivity.

The first method can be quite difficult and expensive, as it could require updating of
infrastructure over large distances; the second can also be expensive and also does not
reduce the frequency of faults, only the severity; the last two methods are the least
cost intensive especially the third one which does not require any upgrade of existing
systems; rather it is simply the integration of a stand alone device [6]. The third
method is by far the most commonly used and is the focus of this thesis.

A range of power conditioning devices have been developed that are capable of
allowing a load to ride through a voltage sag or even a complete power interruption.
Each device type has advantages and disadvantages that determine the applications
that they are suited for. The following Sections 2.3.1 – 2.3.4 briefly describe the
characteristics, advantages and disadvantages of each device type.
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2.3.1 Motor-generator Sets
A motor generator set consists of an electric motor that drives an AC generator, which
generates a voltage that supplies the load, as shown in Figure 2.5. These systems rely
on the inertia of the machines to ride through small voltage sags. By attaching a
flywheel to the same axis; the potential voltage compensation of the device can be
greatly increased [7, 8].

Figure 2.5 Motor Generator Set [8]

The advantages and disadvantages of the motor generator set are highlighted in Table
2.4.

Advantages

Disadvantages

Very low initial capital costs

High maintenance costs

Efficiency varies from
approximately 82-96%

Very large and noisy (only suitable
for industrial sites)

Enables ride through long outages
(several seconds)

Table 2.4 Advantages and disadvantages of a motor generator set
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2.3.2 Ferro-resonant or Constant Voltage Transformer (CVT)
A CVT is a 1:1 transformer that has a capacitor connected to the secondary winding,
like the one shown in Figure 2.6 to force the transformer to operate above the knee of
the saturation curve. In this way it provides some voltage regulation to the load for
sags to a magnitude of approximately 70% [7, 8].

Figure 2.6 Typical CVT circuit [8]

The advantages and disadvantages of the CVT are highlighted in Table 2.5.

Advantages

Disadvantages

Readily available and simple design

Generally need to be over-rated

Well suited for low power, constant
loads < 20kVA

Not suited for varying loads or large
magnitude/period sags
Efficiency in the range of 70-75%
Large Volume

Table 2.5 Advantages and disadvantages of a CVT
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2.3.3 Tap Changing Regulator
A device of this kind is a transformer with multiple taps that is fitted with an
electronic tap changer, such as the one shown in Figure 2.7. This enables the turns
ratio of the transformer to be changed to compensate for a drop in the primary
voltage.

Figure 2.7 Tap changing regulator [8]

The advantages and disadvantages of the tap changing regulator are highlighted in
Table 2.6.
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Advantages

Disadvantages

Can compensate for very low
magnitude sags

Does not compensate for voltage
phase jump during sag
Minimum of half cycle delay
Voltage range restricted by range and
resolution of taps

Table 2.6 Advantages and disadvantages of a tap changing regulator

2.3.4 Uninterruptible Power Supply
In a UPS, the electronic interface with the line can vary, but all designs allow the
source to feed the load during non-event periods and a battery bank is switched in to
supply the load during a fault. A block diagram of a series connected UPS is shown
in Figure 2.8 [7, 8].

Figure 2.8 Series connected UPS [8]

The advantages and disadvantages of the UPS are highlighted in Table 2.7.
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Advantages

Disadvantages

Low installation cost

High cost of battery maintenance

Simple design and control

Become very lossy at high power
levels

Efficiency of 92-95%

Size of battery storage restricts
practical size

Table 2.7 Advantages and disadvantages of a UPS

2.3.6 Superconducting Magnetic Energy Storage
The SMES aims to utilise the advantages of the UPS and overcome its limitations by
replacing the battery storage bank with a superconducting magnetic coil.

The

superconducting coil does not require maintenance and has a much higher energy
density than batteries making it more suited for large applications. It also has the
advantage that the coil has almost zero losses, a big improvement on the
electrochemical conversion done in a UPS system.

The advantages of a SMES system compared to the other conventional technologies
are shown in Table 2.8.
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MG Set

CVT

Tap
Changer

UPS

SMES

High
Efficiency
Fast
Response
Suitable for
Low Power
Suitable for
High Power
Low
Maintenance
Compensates for Low
Magnitude Sags
Compensates for
Complete Power Outages
Compensates for Phase
Jump
Low Capital Cost

Table 2.8 Comparison of voltage sag mitigation devices

2.4 Development of SMES Technology
The past 25 years has seen a dramatic change in not only the design of SMES devices
but also a completely different emphasis on their potential applications and target
market. The main driver behind this change was the introduction of HTS.

Originally SMES was considered, almost exclusively, as a potential solution for
utility stabilisation. The first implemented designs were large units installed into
power stations [9]. The advent of HTS technology in the early 1980’s was not
however immediately recognised as a potential advance for SMES. In fact, the first
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designs for HTS SMES simply replaced the Low transition Temperature
Superconducting (LTS) wire in an existing SMES design, swapping the liquid helium
cryogenic environment for a liquid nitrogen (LN2) system. This approach showed no
real advances, but instead presented problems in adapting the LTS SMES design to
incorporate HTS wire for no real gain [10].

It was not until several years later that the emphasis of the research into HTS SMES
changed; some researchers began development of a technology that would later
become known as µ-SMES.

These smaller units were better suited to the

characteristics of HTS.

This section will cover the evolution of SMES technology covering the designs of
LTS utility stabilisation systems, the effect of the introduction of HTS technology, the
development of µ-SMES and will also detail the designs used in current SMES
projects. In particular this section will identify the size, application, coil design and
cryogenic refrigeration system used in the SMES projects; the electronic control
component is the focus of Section 2.5.

2.4.1 LTS SMES Designs
The first implementations in the last 25 years, as well as many of the recent designs
for SMES incorporated coils made from LTS wire. One of the first installed SMES
devices was a 30MJ unit designed by the Los Alamos National Laboratory (LANL) in
conjunction with the Bonneville Power Administration (BPA) [9].
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Design work began in 1972, and the unit was installed at the Tacoma substation in
1979, with a 10MW converter to provide system damping of low frequency
oscillations [11]. Components included in the system were the superconducting coil
seismically mounted in an epoxy fiberglass non-conducting dewar, a helium
refrigerator, a heat rejection subsystem, a high pressure gas recovery system, a LN2
trailer, the power converter including transformers and switchgear, and a computer
system for remote operation of the SMES system [11].

A line sketch representing the layout of the SMES system when installed at Tacoma is
shown in Figure 2.9.

Figure 2.9 Layout of SMES installation at Tacoma, SMES coil in dewar shown in
foreground [11]

The project is indicative of one of the short comings of LTS SMES, the physical size.
The cryogenic system alone consisted of a heat rejection trailer, a LN2 supply tank
trailer, a helium gas railway car supply tank, and the helium refrigerator. The coil
itself was wound from 20 double pancakes and weighed 37,800lbs [11].
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In response to the successful implementation of the BPA design and it’s installation in
the grid, a SMES program in Japan was initiated. Several LTS solenoidal coils
(25.6kJ, 51.2kJ and 100kJ) were built by the Central Research Institute of the Electric
Power Industry (CRIEPI) and the National Laboratory for High Energy Physics
(KEK). These coils were cooled to 4.5K using liquid helium and integrated with
electronics to assess their effectiveness stabilising a model power system supplied by
a generator [12, 13].

These tests lead to the Japanese developing a design for a 5GWh/1000MW LTS
SMES in 1985 - 1987 [14, 15]. This was initiated to build a test site that would lead
to commercialisation of SMES. However, again the physical size and cost of such a
design is restrictive. This can be seen in the estimations given in Table 2.9.

Table 2.9a Weight of 5GWh SMES [14]

Table 2.9b Capital cost of 5GWh SMES
[14]

21

The construction time was expected to be approximately 8.5 years and the savings
from installing the device were predicted to reach the breakeven point with the capital
costs 4.5 years after commissioning the device [14].

From these projects and designs, many other LTS SMES programs have been initiated
all over the world; some of them have been quite recent. For example in 1991,
Kyosho Electric Power Co. finished installation of a 3.6MJ LTS SMES that was
designed to compensate for load fluctuations and to control the voltage [16, 17]. The
SMES was designed using 6 toroidal wound coils to minimise pulse losses, as shown
in Figure 2.10.

Figure 2.10 Six toroid coil and cryostat arrangement [16]

This design was followed by a 2MJ unit built in Germany by Accel Instruments in the
year 2000.

The coil was wound as a solenoid, as it was determined that this
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configuration gave a higher energy storage value than a toroidal coil wound from the
same amount of wire [18].

The most recent of the programs in progress is at the Center for Advanced Power
Systems (CAPS) at Florida State University, supported by Electric Power Research
Institute (EPRI). The device under construction is a 100MJ SMES providing up to
50MW of real power [19].

2.4.2 HTS µ-SMES
Initially the discovery of HTS was not applied to the development of SMES.
However, the increase in availability of HTS tapes during the 1980’s led to the
investigation of whether this new technology could be used to enhance the
development of SMES prototypes.

The first designs incorporating HTS tape into the energy storage coil were aimed at
replacing the equivalent LTS devices. The Japanese KEK 5GWh program conducted
a study to investigate the advantages of building the device with HTS. In 1988 HTS
technology was relatively new and the relevant cryogenic systems untested. The
conclusion was that HTS technology needed to advance significantly before it could
become competitive in such designs [10].

Studies conducted in 1993 investigated the cost effectiveness of HTS SMES devices
in the range of 2 to 200MWh (4 to 400MW). The study covered manufacture of
systems from Bismuth based conductors, with coils wound in solenoidal and toroid
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shapes [20, 21]. A scale drawing was presented estimating the size of a 20MWh coil
wound as modular toroids, shown in Figure 2.11.

Figure 2.11 Scale drawing of modular toroid 20MWh coil [20]

The study concluded that HTS coils would only be cost effective in high field
applications, and in comparison to LTS would only become competitive with an
improvement in critical current density (Jc) or reduction in material cost [21]. The
results of the economic comparison are shown in Figure 2.12.
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Figure 2.12 Comparison of major component costs of toroidal SMES coils [21]

During this time a shift in focus regarding the suitable application of HTS SMES, led
to the development of several very small scale devices, later called µ-SMES. In 1991,
Ise at Osaka University conducted tests on a 300J HTS coil cooled in a LN2 bath to
further his work in cryoelectronics [22]. His work showed that if the switching losses
to charge and discharge the coil could be reduced using cryogenics then HTS coils
could be useful for low power applications.

The next significant development in HTS SMES was the prototype 5kJ device built
by the American Superconductor Corporation (ASC) in 1997. The coil was cooled to
25K using conduction cooling to enable it to carry up to 100A [23]. A schematic of
the SMES device is shown in Figure 2.13.
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Figure 2.13 ASC SMES coil and cryostat [23]

The coil was wound in a solenoid fashion from Bi-2223 tape and designed to operate
at 200V DC, with the ability to ramp the current from zero to 100A in two seconds
and back to zero in two seconds [23].

In 1999 another proof of concept device was constructed by Friedman; this was a DC
SMES device incorporating three double Bi-2223 pancakes (bought from ASC) for a
total energy storage capacity of 130J. This device was operated over a range of
temperatures (52 - 77K) by controlling the pressure of the LN2 bath [24]. Friedman
followed this work up in 2003, by constructing a 1.2kJ SMES used to supply a 400V
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DC load. Again the coil was LN2 bath cooled and used a magnetic iron core to
increase the inductance by more than a factor of five [25].

The development of HTS SMES was taken to a different level of energy storage when
in 2001 the Korean Electrotechnology Research Institute (KERI) published plans to
build a 200kJ HTS SMES device. The prototype completion date was projected to be
late in 2004. The design of the coil specified was a series of 16 pancakes arranged in
a toroidal fashion, as shown in Figure 2.14; this arrangement uses more tape than a
solenoid but has the benefit of eliminating stray fields [26, 27].

Figure 2.14 FEM model of the pancakes arranged in toroid fashion [27]

The coil was to be mounted in a cryostat using a regenerative LN2 cooling system and
rated to 200A, 1000V. This design was the largest to date and was in conjunction
with a 1MJ LTS commercialisation program. The results of any testing of the device
have not yet been published [26].
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There are several other HTS SMES projects also currently in progress, a large
proportional of them located in Europe.

A recent study in 2002 [28] into

superconducting power applications cited three HTS µ-SMES prototypes under
construction. A summary of the European µ-SMES projects (LTS and HTS) is given
in Table 2.10.

Table 2.10 Current SMES projects in Europe [28]

The largest of these is the ACCEL project in Germany. It uses a 150kJ Bi-2223 coil
wound into 20 double pancakes using a total 20km of tape and is conduction cooled at
20K. This prototype has been partially built, and when finished will be installed into
the grid [29].

The KERI and ACCEL HTS SMES prototypes will be among the first to exhibit
practical energy storage capable of stabilising a three-phase load.

The evolution of SMES design has split into two separate paths. LTS has been
identified as a suitable technology for very large utility based installations and HTS
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has been marked as more suitable for small to mid-range µ-SMES devices. The
development of HTS µ-SMES, has seen it move from small DC coils immersed in
LN2 baths to larger three-phase systems, capable of storing energy in the order of
several kJ.

The project detailed in this thesis is at the forefront of the development of HTS µSMES; the design parameters and project outcomes are comparable to the other listed
current projects, specifically those being conducted in Korea and Germany. A direct
comparison is given in Section 2.7

2.5 SMES PCC Topology
The design of SMES PCC can be seen as an evolving technology. PCC designs have
adapted to the changes in superconducting coil design and also the availability of
refrigeration and switch technology, the most significant of which has been the
improvement in available semiconductor switching devices.

One of the pivotal decisions affecting the design of PCC revolves around the inverter
that is, Voltage Sourced Inverter (VSI) vs. Current Sourced Inverter (CSI). As well as
the choices made by researchers, there are theoretical considerations to both designs
that can be used to match the inverter type to the aim of the project.

The PCC is an integral part of the design of any SMES system. The PCC must be
able to detect faults in the mains power then discharge the stored energy in the coil to
the load at a controlled rate and within a specified period. It must then recharge the
coil from the mains once the fault event has passed.
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When choosing the PCC, it is important to take into consideration the type of load that
will be supported, and the aims of the system design. This puts into perspective the
characteristics that are most important for the PCC.

Major changes to the design of the SMES PCCs began towards the end of the 1980’s
as HTS tapes were becoming readily available and switching technology was
maturing. Since then, PCC researchers have used different topologies depending on
the required application and the technology available. However, the reasons behind
the decisions, or why a VSI or CSI is chosen has not been adequately discussed in
reference to SMES design. A great deal can be learnt from observing the technical
evolution of the PCC design.

This section analyses the possible PCC topologies, and gives comparisons derived
from both the literature and also from a theoretical analysis of the characteristics
achieved by each design. This section aims to provide a guide to designing a PCC to
match the load requirements to show how the characteristics of the PCC affect the
operation of a real SMES system.

2.5.1 Inverter Type
There are two major design choices to be made when considering the SMES PCC.
The first of these is whether to use a VSI or CSI. The SMES coil acts inherently as a
current source, so at first glance the choice may seem obvious. However, through
examining the historical evolution of the SMES PCC and the theoretical
considerations that apply, an informed choice can be made about the inverter type to
be used.

30

2.5.1.1 Historical Evolution
In 1988, Wang from the Applied Superconductivity Centre at the University of
Wisconsin documented two different methods for controlling the flow of energy in a
SMES device [30, 31]. The first method had been built as part of a research project
that had been running since 1971. During that time the PCC, shown in Figure 2.15,
had been built and tested with the aim to test power-conditioning concepts especially
with respect to diurnal load leveling of power systems. The SMES device was built
around two 2kJ LTS coils connected in series. The PCC consisted of two 6-pulse
thyristor converters, which could be used individually, in series or parallel as needed.
The converters were current controlled and fed 3-phase 30kVA transformers to boost
the voltage.

Figure 2.15 Circuit diagram of model SMES circuit [30]
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In his paper, Wang proposed changes to the existing PCC, so that the amount of
reactive power taken or supplied by the SMES could be controlled depending upon
the needs of the utility. The new circuit implemented a Gate Turn Off (GTO) bridge
with a Pulse Width Modulation (PWM) control algorithm in conjunction with a 6pulse thyristor bridge. By adjusting the firing angles of the devices the amount of
reactive power supplied or taken could be controlled [30, 31]. This design, utilising
advances in GTO technology began the interest in implementing VSIs in SMES
designs.

The large current involved in Wang’s project meant that he was restricted to the use
of GTO or thyristor devices. In 1991 Ise documented his testing on a SMES control
circuit using cryogenically operated Metal Oxide Silicon Field Effect Transistors
(MOSFETs), shown in Figure 2.16, at Osaka University [22]. The PCC was designed
to support a HTS coil carrying only a few amps. The cryocooling of the MOSFETs
reduced the circulation losses of the SMES device and the energy was
charged/discharged through a voltage controlled chopper circuit [22].

Figure 2.16 SMES circuit using cryo-cooled MOSFETs [22]
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Also in 1991, Kustom, from the Applied Superconductivity Centre published work
stating that a VSI GTO circuit had been built and was successful in controlling the
reactive power present in the supply [32]. A circuit diagram (Figure 2.17) showing the
overall topology of the PCS was also published.

Figure 2.17 VSI Circuit Diagram using GTOs [32]

Also at the University of Wisconsin, Lasseter’s work compared the use of the CSIs
and VSIs [33, 34]. The finding was that both showed very good response to load
change and faults; the CSI was easier to control but the VSI allowed better control of
harmonic components [33].

In 1993, at the University of Arizona, Karady continued the development of the PCC
in two different directions. Karady and Han designed a 12-pulse GTO inverter and
after testing found that it was successful in reducing the system rating and offered
independent regulation of the active and reactive powers [35]. Karady cited that
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Lasseter’s designs were not practical for large loads. This was mainly due to the
restrictions in GTO capacity making it necessary to current share over multiple
bridges, and the resulting increase in switching losses was not acceptable [36]. Karady
also developed a 24-pulse thyristor bridge that overcame these problems.

From 1993 till 1996 research, especially by Schoenung, focussed on comparing the
costs and advantages of SMES systems to that of equivalent battery Uninterruptible
Power Supply (UPS) devices [20, 21, 37, 38, 39]. To further examine the benefits of
SMES, in July 1996, a United States Air Force (USAF) funded project successfully
adapted a 6MJ LTS SMES coil to a commercially available uninterruptible power
module [40]. This project broadened the possibilities of what a SMES device might
be interfaced with and the functions that it could perform.

It was also in 1996 that a PCC design using Insulated Gate Bipolar Transistors
(IGBTs) was first considered to speed up the response time of the converter [41]. The
widespread acceptance and use of IGBTs as fast response switching devices lead to a
whole new round of designs, replacing the GTOs with the new semiconductors. In
1998 Casadei, published his design and chose the VSI topology over CSI for a 3phase system [42]. His reasoning was that CSIs were the best solution to transfer
reactive and active power to the network, but VSIs handle low order harmonics better
and can be used as a shunt active filter [42]. His PCS design, incorporating a VSI and
shunt active filter is shown in Figure 2.18.
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Figure 2.18 VSI Topology implementing IGBTs [42]

From 1999 till 2002, there have been multiple adaptations of the two PCC systems
proposed by Lasseter: the CSI topology and the VSI topology (with the GTOs or
thyristors replaced by IGBTs). All of these designs were variants of the two basic
circuit topologies that are shown in Figure 2.19.
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Figure 2.19 Comparative circuit diagram of CSI and VSI topology [43]

Very few of these designs adopted the CSI topology, but there were some exceptions.
Jiang chose the CSI topology for a joint project between the Chinese Ministry for
Education, Tsinghua University and the Chinese Academy of Sciences [44]. The
project was to build a 20kJ LTS SMES device to study its applicability to utility and
customer power applications. Jiang reasoned that the CSI was able to supply a higher
level of reactive power and has smaller ripples on the superconducting coil, implying
lower AC losses. The intended high power application of the project meant that the
ease with which CSIs can be paralleled to cater for higher currents was a large
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advantage. To reduce the disadvantage of high harmonic content, Jiang’s design
implemented a 12-pulse IGBT bridge to eliminate lower order harmonics [44].

Most of the other projects from 1999 onwards chose to adapt the VSI topology.
Amongst these projects, Huazhong University of Science and Technology in China,
did extensive testing and refinement of 3-phase VSI PCC, and acknowledged the
existence of the CSI configuration [43, 45, 46, 47, 48]. The main aims of the project
were to develop a PCC for a SMES device that had a high current stability, quality
and efficiency and the ability to transfer reactive power in a bi-directional manner.
However, no specific reason for adopting the VSI topology was cited.

Other projects working to improve the PCC circuit were undertaken at the Virginia
Polytechnic Institute and State University, where a 3-level VSI chopper configuration
was developed [49, 50]. Also Fuji Electrics R&D designed a novel unity power factor
circuit [51]. These designs all incorporated bi-directional power flow attached to
three phase mains and helped improve the efficiency and cost effectiveness of the
PCC.

In 2000, ACCEL Instruments, Germany, published their designs for a 2MJ LTS
SMES device with a PCC adapted from a commercially available UPS [18]. This
followed the thread of the United States Air Force’s (USAF) 1996 work to improve
the functionality of the SMES. More recently ACCEL, in cooperation with AEG
SVS, EUS and the utility company E.ON, have published their design of a 150kJ HTS
SMES using the same concept. The HTS coils are attached to the UPS PCC as shown
in Figure 2.20 [29]. Tel Aviv University, Israel also published plans in 2002 to build
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an electronic interface between SMES coils and the UPS electronics so that the coils
could be used to replace the batteries as a storage element in UPS devices [52].

Figure 2.20 Connection of HTS SMES coils to UPS [29]

Finally, the Korean SMES project has taken this one step further by commencing the
design and construction of a 3MJ LTS and a 200kJ HTS SMES device. The PCC for
these coils will act as a UPS, active harmonic filter, a power system stabilizer and a
peak load compensator. The circuit topology is shown in Figure 2.21.
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Figure 2.21 Korean SMES PCS design [26]

The Koreans completed construction of these systems in 2004, and testing on the HTS
coil and PCC has begun [27].

2.5.1.2 Theoretical Examination
As well as the choices made by researchers, there are published theoretical
comparisons to both designs that can be used to match the inverter type to the aim of
the project.

A CSI behaves in the opposite way to a VSI; the current is controlled, whilst the
voltage is varied to satisfy the loads’ needs. To make this possible a large inductance
is placed on the primary side to oppose changes in DC current [53]. In a PCC the
SMES coil would represent the inductance.

Similarly, the advantages and
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disadvantages of CSIs and VSIs are the inverse of each other. Table 2.11 summarises
the features of inverters as compiled by Brumbach [53].

Features
Open Circuit
Protection
Short Circuit
Protection
Ability to
Handle
Oversized
Motors
Ability to
Handle
Undersized
Motors
Multiple Motor
Applications
Low Speed
Torque
Applications
Requires HighSpeed Switching
Devices
Battery
Operation
Regenerative
Operation
Low Speed
Efficiency
Complex
Control Circuit
Size and Weight

Variable
Voltage
Inverter with
Phase Control

Variable
Voltage
Inverter with
Chopper
Control

Current
Source
Inverter with
Phase Control

Current Source
Inverter with
Chopper
Control

Pulse Width
Modulation

YES

YES

NO

NO

YES

NO

NO

YES

YES

NO

NO

NO

YES

YES

NO

YES

YES

NO

NO

YES

YES

YES

NO

NO

YES

YES

YES

YES

YES

NO

NO

YES

NO

YES

YES

NO

YES

NO

YES

YES

YES

NO

YES

NO

NO

GOOD

GOOD

GOOD

GOOD

MEDIUM

MEDIUM

MEDIUM

MEDIUM

MEDIUM

HIGH

MEDIUM

MEDIUM

HIGH

HIGH

LOW

Table 2.11 Table of comparison of inverter features [53]

In 1998, a joint project by the University of Nevada, Siemens and Aalborg University
in Denmark, to build a hybrid inverter combining the benefits of both a VSI and a CSI
was begun. As part of the project they produced a set of papers comparing the
features of both inverter topologies [54, 55]. They are summarised in the Tables 2.12
and 2.13.
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VSI Advantages

VSI Disadvantages

Simple and Robust

High switching frequencies

Easy to control in the feed-forward
voltage or feed-back current mode

Large switching losses

Wide ranges of frequency and
magnitude of the fundamental output
voltage are attainable

Conducted and radiated electromagnetic
interference

PWM allows direct control of
magnitude and phase of output space
vector

Hazardous over-voltages in long cables

Accelerated deterioration of insulation
and bearings in supplied motors

Table 2.12 Advantages and disadvantages of VSI
CSI Advantages

CSI Disadvantages

Can transfer power in both directions

The inductance slows down response to
current magnitude control commands
and can cause over-voltage if the current
path is broken

In square-wave mode is more
efficient than a PWM VSI

Has square wave output current
waveform

Power circuit is simpler and more
robust than the VSI

High level of low-order harmonics

Lack of freewheeling diodes, the
large dc-link inductance and the
current control in the rectifier results
in inherent protection from overcurrents

When supplying a motor, can cause
voltage spikes in the stator leakage
inductance

PWM CSIs are large and costly, and
they lose their efficiency advantage over
VSI

Table 2.13 Advantages and disadvantages of CSI
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2.5.2 PCC Configuration
The second major design decision is the use of either a parallel or series configuration
for the PCC. The basic topologies are shown in Figure 2.22.

Figure 2.22 Series and Parallel configuration block diagrams of a PCC

The advantages and disadvantages of each system is much more self-evident than that
of the inverter choice.

The parallel configuration benefits from the fact that the SMES system sits idle for
long periods between events. Hence the devices used for the rectifier and inverter

42

need to only be rated to perform during the event time (<1s). It can also be attached to
an existing main supply, without the need to disturb the already installed equipment.
However the fault detection and switch control system required for this configuration
is very complex. The control algorithm almost needs to pre-empt a fault to effectively
mitigate it.

The series configuration does not require the complex fault detection, and needs only
to maintain the voltage on the DC bus; also the DC link bus capacitors provide a small
buffer against sags, compensating for any lag in reaction time of the SMES inductor.
In addition to this it provides the advantage that the mains supply is passed through
the inverter so any distortion of the supply can be removed by the system.

In this section the advantages of different inverter technologies and parallel/series
systems have been discussed.

It can be concluded that CSI topologies have been implemented mainly to supply very
large loads where high current rated devices of sufficient switching speeds to
implement a VSI are unavailable. However these topologies are still appropriate for
applications where constant current control is required.

In this project the VSI was chosen over the CSI, not only due to the reduction in lower
order harmonics, but also because of the faster response time achieved by having the
intermediate capacitance rather than relying on the inductance to deliver energy
immediately.
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The series configuration was chosen mainly due to the lower complexity of fault
detection and switching algorithms as well as the ability to remove distortion from the
mains supply.

2.6 Alternative Switching Technologies
Storing energy requires large coil currents; thus any source of voltage drop in the
current circulation path can lead to a large loss of stored energy. These voltage drops
increase the frequency with which energy is topped up from the mains and can also
result in a reduction in the stored energy available in the coil. Reducing the energy
lost due to the circulation of current in the coil can significantly increase the stored
energy and efficiency of the SMES device. The major source of circulation losses is
the semiconductor devices used to charge and discharge the coil.

To reduce circulation losses, the use of two types of alternative switch technologies
has been considered.

The first of these is to employ cryogenically cooled

semiconductor devices, and the second alternative technology investigated is the use
of a PMCS.

2.6.1 Cryoelectronics
The operating characteristics of power electronic devices can vary greatly with the
operating temperature at which the device is used. The characteristics for devices
operating at room temperature or above are well documented. However, only limited
data is available for operation at cryogenic temperatures, especially for recently
released devices. Operation of power electronic devices at cryogenic temperatures is
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known as cryoelectronics and operation in this temperature region can be beneficial as
the operating characteristics of some devices can improve markedly.

To date, the majority of work undertaken at cryogenic temperatures to reduce device
conduction losses has been done with MOSFETs designed for low power
applications. Some work has been done on IGBTs, but the results varied from device
to device and were not conclusive. For high power applications where the devices are
required to switch upwards of 300A and 1200V, advances in switching technology
have presented two possible semiconductor solutions for switching the necessary high
currents and voltages at low temperatures.

The first of these is the use of paralleled MOSFETs. It has already been demonstrated
that when cooled to LN temperatures (77K), MOSFETs not only show a large drop in
on-resistance but also a proportional drop in breakdown voltage (VBD) [56]. Until
recently, companies had not developed high voltage MOSFETs.

This has now

changed and devices that conduct 75A of current at a rated voltage of 1700V are now
readily available. If the reduction in VBD is within acceptable levels then paralleling
such devices may be one viable solution for high power applications.

A second solution is to use IGBTs. IGBTs are specifically designed for large power
applications, and where MOSFETs would be paralleled to satisfy the current rating,
only a single IGBT device may be acceptable. Past work on cooling IGBTs to
cryogenic temperatures has shown that some devices exhibited reduced conduction
losses whilst others would not work below certain temperatures – typically 120K [57].
Development of the Non Punch Through (NPT) technology in IGBTs has produced
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devices that are capable of operating at cryogenic temperatures down to 5K.
Experimentation into whether or not the cooling of these devices results in a
substantial drop in power loss has not been extensive.

2.6.1.1 Device Operation
MOSFETs have been used in power switching applications since the early 1980’s and
owe their popularity mainly to their low on-resistance and fast switching capability, at
least for devices with low voltage ratings [58]. However MOSFETs with higher
voltage ratings exhibit progressively larger on-resistance and are not able to carry
large current loads, making them more suitable for low current or high frequency
applications. MOSFETs have a very simple gate drive requirement (10 – 12V signal
from source to gate) and they also exhibit a positive temperature coefficient. These
factors make MOSFETs very simple to control, and also mean that they are easy to
parallel to handle higher load currents [58]. The positive temperature coefficient
means that as the temperature of the device rises so does the on-state resistance. So if
several devices are paralleled and more current is drawn by an individual device, the
device will heat up and its resistance will increase which will cause the current to
redistribute amongst the other devices. This is known as a thermal stabilisation effect
[58].

The IGBT combines the higher voltage capacity of the Bipolar Junction Transistor
(BJT) with the low current drive requirements of the MOSFET. Switching speeds of
the IGBT typically lie between those of BJTs and MOSFETs. At high voltage ratings,
IGBTs exhibit lower conduction losses than MOSFETs and have gate characteristics
similar to those of MOSFETs [58].
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IGBTs are controlled in the same way as a MOSFET except that a higher gate drive
voltage (usually 15V) is required to ensure full saturation. However, the Punch
Through (PT) technology IGBTs have a negative temperature coefficient, and
therefore are not as easily paralleled. There is no thermal stabilisation so emitter
resistors are required to guarantee a minimum safe level of current sharing [58].

Newer NPT devices have been designed to reduce the beta of the BJT region and
hence make them more suitable for high blocking voltage applications [58]. Also the
devices often tend to exhibit a positive temperature coefficient. Hence PT devices
have lower conduction losses at device ratings below 1200V, whilst the NPT devices
are less likely to avalanche and have lower conduction losses at devices rated above
1200V [58].

This thesis refers to the use of cryoelectronics in low frequency switching
applications. In these applications the major loss component is in the conduction
losses, not switching losses. Hence, the emphasis is on the steady state performance
of the devices.

2.6.1.2 Cryogenic Operation
The positive temperature coefficient of MOSFETs is the feature that has stimulated
interest in operating these devices at cryogenic temperatures.

The positive

temperature coefficient results in significantly reduced conduction losses at decreased
temperatures.
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There has already been a large amount of experimentation done on measuring the onresistance of MOSFETs in cryogenic temperatures, with positive results. The graph
in Figure 2.23 shows an order of magnitude reduction in on-resistance when the
APT6018LNR MOSFET is placed in LN [59].

Figure 2.23 On-resistance of a power MOSFET as a function of current at 300K and
at 77K [59]

While there are gains in the on-state performance at cryogenic temperatures, the VBD
rating of MOSFETs is reduced. This is due to an increase in the ionisation impact
rate as the carrier mobility increases and so voltage avalanche is reached at a much
lower value [60]. Again this has been proven to be true through experimentation as
shown in Figure 2.24; the graph represents the VBD of a 41XTH12N95 MOSFET with
reference to temperature [56].
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Figure 2.24 VBD of a 41XTH12N95 MOSFET as a function of temperature [56]

The use of IGBTs at cryogenic temperatures is by comparison far less studied. This is
mainly due to the negative temperature coefficient of the PT devices, which means
that the forward voltage drop (Vce) will increase as the temperature decreases. Further
it is found that at a certain point the devices simply stop conducting due to carrier
freeze-out; this temperature typically varies from 30-125K [57].

However, since the development of NPT IGBTs, operation at cryogenic temperatures
down to 3K has become possible. Figure 2.25 shows a graph of the Vce of various
IGBTs varying with temperature [57].
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Vce (V)

Figure 2.25 Vce of IGBTs as a function of temperature [57]

The BSM300GA120D is the only NPT device used in the experiment. It can be seen
that all the other devices stop working at a certain point, but the NPT device measures
all the way down to the lowest temperature used in the experiment, 5.6K.

Also the temperature coefficient of the NPT devices is not always negative; it can
vary with temperature. The coefficient may be positive at room temperature (RT)
then will decrease with temperature and at some point the coefficient can become
negative [57].

In a similar way to a MOSFET, the VBD of an IGBT is expected to fall with
temperature as is shown in Figure 2.26 [57].
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VBD (V)

Figure 2.26 VBD of a BSM300GA120D IGBT as a function of temperature [57]

A study of the literature leads to the conclusion that a suitable reduction in power
losses may be achieved by using cryogenics. Substantial operational performance by
paralleled high-power MOSFETs or NPT IGBTs are likely and warrant investigation.

2.6.2 Persistent Mode Current Switches
PMCS are made from coils of superconductor that in theory will provide zero
conduction losses when closed. By causing a section of the superconductor to leave
its superconducting state and become resistive, the switch is effectively opened.
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A PMCS is often used in superconducting magnet applications where it is necessary
for superconducting circulating currents to maintain the magnetic field for long
periods of time. Once the magnetic field is established, a PMCS switch is closed and
the current circulates with a minimum of loss. The theoretical zero conduction loss of
the PMCS makes it more suitable for this application than conventional
semiconductor switches.

The same set of requirements is true for SMES devices.

In this case, the

superconducting coil is primarily designed to store energy rather than create a
magnetic field. The PMCS opens when the source supplying the load experiences a
fault. After the switch is opened, the superconducting current is redirected to the load
thereby discharging the stored energy. Energy is lost in the PMCS switching but
because this situation only occurs during a fault condition, the PMCS is more efficient
overall than conventional current switching alternatives such as semiconductors.

There are currently three methods to open a PMCS; 1) applying heat, 2) applying a
magnetic field or 3) application of current above the critical current (Ic) of the tape.
The first two methods are not suitable for power applications as the switching time is
too slow. However, previous implementations of PMCS have primarily been used in
superconducting magnet applications where slow switching times are not an issue [61,
62]. These designs used a small heater or a controlled magnetic field to make the
superconductor return to a resistive state. Neither of these methods is able to achieve
a switching time less than 300ms.
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A recent advance in this field has been the use of high frequency current pulses to
control the switch. This method has been successful in achieving switching times of
less than 50µs [63] making it suitable for use in power applications.

The following Sections 2.6.2.1 – 2.6.2.3 detail the existing methods for switching
PMCS devices.

2.6.2.1 Heater Control
One way to cause a superconducting material to become resistive is to heat it to above
its critical temperature (Tc). HTS superconductors have a Tc of above 77K, but can be
operated at lower temperatures to increase their critical current. One of the first
designs for a PMCS was using a heater to force the temperature of the superconductor
to exceed its transition temperature. Many improvements to this technique have been
made and it is now being applied to HTS magnets. Figure 2.27 is a typical circuit
layout for a heater controlled PMCS.

Figure 2.27 Heater control of a PMCS [61]
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When charging the magnet, the switch is kept open by the heater and the power
supply (P/S) directly charges the magnet. When the magnet is fully charged the
power supply and heater are switched off. The PMCS returns to superconducting
state and the current path follows that of the arrow in the Figure 2.27. The behaviour
of the PMCS can be seen in Figure 2.28 [61].

During the off state, the PMCS has a voltage of 2.7mV, and the coil is charged at 3A.
The heater requires 4A/15.2W of power to heat the PMCS, and is able to raise the
temperature to 110K in 60s and the PMCS will return to a temperature of 20K in 40s
[61].

Figure 2.28 Behaviour of PMCS voltage and temperature with respect to time [61]

Reaction/switching times of 40-60s are not suitable for SMES application, the SMES
will need to react to power faults within one cycle (20ms), and hence this method of
PMCS control has not been used for power quality applications.
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2.6.2.2 Magnetic Control
The second way to cause a section of superconductor to become resistive is by
applying a large magnetic field to its surface. The applied field required to cause a
superconductor to become resistive varies and depends on the critical current of the
tape. Iwate University, Japan, completed a project to design a PMCS suitable to be
used in SMES applications and chose the magnetic control circuit shown in Figure
2.29 [62].

Figure 2.29 Magnetic control of a PMCS [62]
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The magnetic field required to cause the superconductor to become resistive was
0.6T; however the magnet used to operate the PMCS was rated at 0.5H, 50A and
5.5T. This was designed to reduce the switching time by increasing the field. The
switch was found to be capable of opening in approximately 300ms if the magnet was
left idling at 0.3T (half the critical magnetic field). The SMES used in the project was
operating at 4.2K, with an energy storage of 625J at 50A [62].

This method of controlling the PMCS is a large improvement on the heater control,
but a switching time of 300ms is still too large for power quality applications, and the
field required to reduce the time to a suitable interval is impractically large.

2.6.2.3 Current Control
The third way to cause a superconductor to become resistive is by exceeding its
critical current. This method provides a fast way of switching a PMCS, because the
superconducting coil will become resistive extremely quickly if a high frequency,
large current pulse is pulsed through the coil [64]. This used a high frequency/current
power supply to operate the PCMS as shown in Figure 2.30.
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Figure 2.30 Current control of a PMCS [64]

A high frequency control current is used because the large inductance of the SMES
will appear almost as an open circuit.

Kyushu University developed a current controlled PMCS in 1996; the PMCS carried
100A and was able to switch in 20ms causing a switch impedance of 50Ω. Designs
for a 1.5kA PMCS that were predicted to switch in 100ms to an impedance greater
than 100Ω were also outlined [65].

More recently (2001), Houston Advanced Research Center (HARC) developed a
PMCS for large-scale (1-3MW / 1-1.5kA) LTS SMES applications. The device was
measured to switch in as short as 50µs, and attain 3Ω within 50ms, as shown in
Figure 2.31 [63].
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Figure 2.31 PMCS performance for 3Ω prototype [63]

The method used was to apply a single sinusoidal pulse 50µs wide. This pulse width
corresponds to a frequency of 20kHz which is greater than the skin depth of the
sheath around the superconducting filaments used.

Therefore the current is

penetrating to the filaments and it is believed that the pulse is behaving similar to a
mechanism called flux jumping. The current is forced to redistribute among the
filaments and the flux flow resistance heats the superconductor above the critical
temperature [63].

This method of switching the PMCS is suitable for use in the SMES design due to the
fast response time.
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2.7 Conclusion
The literature review provides an overview of the reason for SMES development,
SMES applications, an examination of several SMES systems and their PCCs, and
methods for increasing the efficiency of SMES units through alternative switching
technologies. This review has not acknowledged all of the work published in these
areas; however it presents a representative sample of the relevant publications.

The case for SMES was presented as a competitive alternative solution to mitigating
voltage sags in power systems. Voltage sags are, amongst other disturbances, the
cause of great economic loss to industry and utilities. SMES provides an efficient,
reliable solution that incorporates all the advantages of a UPS system, but does not
require maintenance of batteries and is not practically restricted to small loads.

The evolution of SMES technology over the past 25 years has been presented, along
with discussion of the PCCs used to control other SMES devices. SMES systems
have been essentially split into two categories, LTS and HTS.

LTS has been

recognised as suitable for utility stabilisation and supporting systems with large
energy requirements (>1MJ); at this scale the issues of the large size and cost of the
required cryogenic support systems are much less significant. However the still
emerging technology of HTS SMES has been targeted towards stabilisation of smaller
scale loads (µ-SMES). The methods of producing high Ic, strain tolerant HTS tapes
and conduction cooling the assembled coils for a higher current carrying capacity are
still being researched.
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Several projects are in progress developing HTS SMES devices; this thesis aims to
present a SMES design that will be an advance on previously tested devices and
competitive to those under development.

The relationship of this thesis with

reference to other work is shown in Table 2.14. The projects are categorised by the
type of superconducting coil used and the electrical converter type (defined by the
first converter present on the load side of the coil. The shaded area represents the
category this thesis falls under.

Superconductor Type
LTS

HTS

Interface to Load

DC-DC Converter

3φ AC Converter
Low Voltage ( <1kV)
3φ AC Converter
High Voltage (≥1kV)

[12]
[18]
[28]*
[9]
[13]
[15]
[16]
[28]*
[26]*

[22]
[23]
[24]
[25]
This Thesis
[28]*
[29]*

[27]*

* Denotes these projects are still in progress
Table 2.14 Categorisation of SMES devices by superconductor converter type

Previous completed implementations of HTS SMES have not incorporated a three
phase controller with a conduction cooled HTS coil that has a capacity greater than
1kJ.

This thesis will present the design, construction and analysis of a SMES

including the PCC that has these characteristics. In addition, it will present some
research and a justification for plans of incorporating alternative switching
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technologies to increase the efficiency of SMES devices. This includes a study of
cryoelectronics and PMCS.
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3. Cryogenics
3.1 Introduction
This chapter details the design and testing of the cryogenic system used to cool the
SMES coil. The cryogenic system chosen for the prototype was a gaseous helium
conduction cooling system, rather than the conventional LN2 bath.

There are several reasons for this; the main one being that the gaseous helium system
has the capability to cool the cryogenic environment to a temperature in the order of
10K, whereas a LN2 bath is only capable of achieving 77K (or 66K under pressure).
This is important, because as the operating temperature decreases the current that can
be carried by the HTS coil increases significantly; this characteristic will be fully
explained in Chapter 4.

The conduction cooling method also provides a ‘dry’

environment and reduces the thermal shock applied to materials in the cryogenic
environment, because of a slower rate of cooling.

The cryogenic system can be separated into two distinct components; the cryostat that
provides the cryogenic environment and the cryocooler that removes the heat from the
cryostat. These are detailed in sections 3.3 and 3.2 respectively, and section 3.4 will
present the results of the tests performed on the integrated cryogenic system.

It has been mentioned in Chapter 1 that the work completed on the cryogenic system
design was not wholly the work of the author of this thesis. More specifically, the
initial cryostat design, described in Section 3.3, was performed by another researcher
(F. Darmann), all other work described in this chapter was performed by the author.
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3.2 Cryocooler
The cryocooler system chosen for the prototype was a Leybold 120T single stage
Gifford-McMahon cold head supplied by a Leybold 6000 gaseous helium compressor.
The helium compressor, shown in Figure 3.1, removes the heat by compressing the
helium gas, reducing the temperature and then pumping it to the cold head. The cold
head then uses a valve to expand the gas and return it to the compressor to complete
the closed cycle.

Figure 3.1 Coolpak 6000 compressor [66]

63

The compressor unit had a power requirement of 8.2kW at start up and 6.0 - 6.5kW
when at the final operation temperature. In order to keep the compressor from
overheating a constant flow of water coolant at a rate of at least 5l/min was required.
The coolant required a certain level of purity otherwise the compressor was
susceptible to corrosion over an extended period of time. The minimum coolant
specifications supplied by the manufacturer, were compared to test results of the local
water supply. The comparison is shown in Table 3.1.

Property
Suspended Matter (mg/l)
Particle Size (µm)
Electrical Conductivity (µS/cm)
pH Value
Total Hardness (mmol/l) (CaCO3)
Acid Capacity up to pH 4.3 (mmol/l)
Carbonate Hardness (mmol/l)
Aggressive Carbon Dioxide
Oxygen (mg/l)
Chloride (mg/l)
Sulfate (mg/l)
Iron (mg/l)
Manganese (mg/l)
Ammonium (mg/l)
Free Chlorine (mg/l)†
Flow Rate (l/min)

Requirement
< 250
< 150
< 500
7 - 8.5
< 3.5
2.5 - 3.5
1.225 -1.75
None
4-5
< 100
< 70
< 0.2
< 0.1
< 10
< 0.2
>5

Illawarra Water*
70 - 80
120 - 130
7.8 - 8.5
0.38 - 0.42**
12 - 7
1-3
0.01 - 0.1
0.002 - 0.004
0
0.2 -1.4
20 - 25

Table 3.1 Comparison of required coolant properties with water supply
* Illawarra water results taken from ‘Water Analysis’ document produced by Sydney Water [67]
** mmol/L value calculated for CaCO3 from 38 – 42 g/mL (approx atomic weight of 100)
†

Free Chlorine exceeds recommended value

It was found that the level of free chlorine in the water supply exceeded the 0.2mg/l
and hence chlorine filters were fitted to the coolant supply line.
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The 120T cold head, shown in Figure 3.2, was chosen to interact with the compressor
as a part of the gaseous helium closed cycle.

Figure 3.2 Line drawing of Leybold 120T cold head [68]

The cold head is capable of cooling to less than 15K; however in practise the
minimum temperature is determined by the maximum heat generation in the system.
This heat is generated by the coil and joints (resistive heating), radiated from the RT
and conducted through the current leads. The relationship of the temperature to
maximum heat generation is shown in Figure 3.3.
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Figure 3.3 Cooling capacity of the 120T cold head [68]

The target operating temperature for this system was 25K; hence from the relationship
shown in Figure 3.3 it could be determined that the available cooling power was
approximately 38W.

3.3 Cryostat
The cryostat was custom designed to utilise the 38W of cooling power supplied by the
cryocooler. The cryostat design housed the SMES coil in a vacuum chamber, using
radiation baffles, super insulation wrapping and a LN2 buffer to reduce radiative heat
loss. A line drawing of the cryostat design is shown in cross-section in Figure 3.4.
The HTS coil former was placed directly on the copper cold plate to provide a direct
thermal contact with the cryocooler cold head.
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Vacuum Jacket

LN2 Tank

LN2 Tank

Current Leads

Radiation Baffles
HTS Coil

Copper Plate

Cold Head

Figure 3.4 Line drawing showing cross-section of the cryostat

It was found that the radiative and conductive losses contributed the major component
of the heat leak.

The resistive losses in the HTS coil were negligible and the

convection losses zero due to the lack of air flow in the vacuum chamber. The current
leads were manufactured from a phosphorous deoxidised copper (C12200: Cu;
99.85% Min, P; 0.015 - 0.04%, O; <0.06%). This material exhibits a slightly lower
electrical conductivity than other copper alloys, such as the electrolytic tough pitch
copper (C11000: Cu; 99.9% Min, O; 0.04%) commonly used for electrical
conductors; however it also has a much lower thermal conductivity, therefore
reducing the heat leak through the leads. The relevant properties for these alloys are
shown in Table 3.2.
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Property
Thermal Conductivity (W/m.ºK)
Electrical Resistivity (µΩ.cm)
Electrical Conductivity (µΩ-1.cm-1)

C12200
293 - 364
2.5 - 1.9
0.41 - 0.52
(90% IACS)

C11000
388
1.724
0.58 -0.59
(100% IACS)

Table 3.2 Comparison of copper alloy properties
* All values were taken from Austral Wright Metals copper alloy data sheets [69]
** IACS: the International Annealed Copper Standard defines the electrical conductivity of the purest
commercially available copper as 0.58µΩ-1.cm-1

A 100Ω platinum resistive temperature sensor was placed in direct thermal contact
with the cold plate to allow the temperature to be monitored (the reference curve and
interpolated characterisation data for the platinum sensor is shown in Appendix A). It
is important to monitor the temperature and ensure that the superconductor does not
quench (this term describes the superconductor rising in temperature and being driven
out of the superconducting state).

The outer vacuum jacket, manufactured from stainless steel, was fitted with valves to
fill the 18 litre LN2 tank and also act as a vent in the event that the LN2 pressure built
up. It also had a NW40 vacuum valve mounted on the top to enable the cryogenic
area to be evacuated. The arrangement of these valves can be seen in the photo in
Figure 3.5.
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Figure 3.5 Photo of the outside of the cryostat

3.4 Cryogenic System Characterisation
To test the capabilities of the cryogenic system the chamber inside the cryostat was
pumped down to a pressure of 15Pa, using a combination of a rotary roughing pump
and a turbo molecular pump.

The chamber inside the cryostat was quite large, and the thermal mass of the copper in
the design also quite substantial. However, the combination of the compressor and
the 18 litre LN2 reservoir resulted in the coil being cooled to a minimum temperature
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of 23.8K within 17 hours on the first run. The first cool down was conducted
conservatively to avoid overheating the compressor. The cooling curve for the first
run is shown in Figure 3.6. Subsequent cool downs have improved this time to less
than 9 hours, as shown in Figure 3.7.

Figure 3.6 First run cooling data for cryogenic system
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Figure 3.7 Subsequent run with improved cooling data

It should be noted that temperature readings were taken either side of the rest periods
and the temperature continued to fall even whilst the compressor was switched off.
This demonstrated the thermal inertia in the system during cooling that stabilizes once
a minimum temperature is reached.

Whilst the minimum temperature value was found to be 23.8K, it was observed that
the temperature rose to 30.4K when the current leads were connected to the power
supply. This was a result of the increase in resistive losses in the current leads after a
current of 80A was supplied to the coil.
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3.5 Conclusion
It was determined that by using the cold head conduction cooling technique the coil
could be cooled to and operated at 30.4K. However as explained in more detail in
Chapter 4, the thermal path between the individual turns of the superconductor and
the cold head was quite long.

Unlike a ‘wet’ system where the conductor is

constantly in contact with the liquid cryogen and more able to dissipate any heat
increase this system takes a long time to recover from any quench of the
superconductor.

A partial or full quench under these circumstances can be dangerous due to the long
recovery time as the rapid heating can lead to an electrical fault. It can be very
difficult to monitor and control these circumstances as the thermistor that gives the
temperature reading is mounted on the outside of the coil former and is not in direct
contact with the superconductor windings.

To be able to accurately and safely

monitor the windings for quench, a much more sophisticated system, monitoring the
temperature at multiple points inside and outside the coil is required.

Further improvements could be made to the cryogenic system in a number of ways.
Including a two stage cryocooler, radiation shields and HTS current leads would
significantly reduce the losses in the systems.

Also methods for using lower

temperature “wet” cryogens or frozen nitrogen could be investigated to reduce the
chance of quench.

Despite the drawbacks encountered the designed system exhibited substantial
performance improvements over a LN2 bath system. Not only was the energy storage
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density of the coil increased but the higher current level achieved at 30K enables the
system to support a load with a much higher current requirement. These findings and
the relevant results are discussed in more detail in Chapter 4.
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4. HTS Coil Design
4.1 Introduction
This chapter details the design and testing of the HTS coil to be incorporated into the
SMES system. The HTS coil is a critical component of the SMES device, as it is
responsible for storing the energy required to support the load during voltage sags. It
is the component that characteristically sets the system apart from other conventional
devices and drives the originality of the other system components integrated with it.

It has been mentioned in Chapter 1 that the work completed on the SMES coil design
was not wholly the work of the author of this thesis. To be more specific; the original
coil design, physical and electromagnetic, described in Section 4.2 were originally
performed by another researcher (R. Thompson). However, all models, calculations
and diagrams have been confirmed by the author of this thesis, and all experimental
characterisation, redesign work and recommendations described in Sections 4.3 and
4.4 below are solely the work of the author.

The original design of the coil is described fully in Section 4.2 followed by the results
of experimental characterisation in Section 4.3. Due to experience gained from the
testing of the coil it was necessary to reiterate the design work and develop an
improved design using the lessons learned; this process and the final design are
described in Section 4.4.
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4.2 Initial Coil Design
The HTS coil was designed to incorporate BSSCO-2223 HTS tape and a former in an
air-core coil arrangement. The coil was designed in a solenoid fashion, and the
former made from welded copper plate and tube. It is well known that the energy
storage capacity of a coil is dependent upon the current and inductance characteristics;
as described by equation (1).

1
E = LI 2
2

(1)

Where;
E is the coil energy capacity (J),
L is the coil inductance value (H) and,
I is the coil current rating (A).

The HTS tape to be used in the SMES coil was supplied by Australian
Superconductors (AS).

HTS materials exhibit a different critical current (Ic)

depending upon the operating temperature and perpendicular magnetic field. The
performance of the material is dependent primarily upon the manufacturing process
and it is necessary to characterize each batch of tape to be able to model its behaviour.
Figures 4.1 and 4.2 show the characterization curves for the relevant batch of HTS
tape with the field applied in the parallel and perpendicular direction respectively.
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Figure 4.1 HTS in parallel field characterisation curves (data provided by AS)

Figure 4.2 HTS in perpendicular field characterisation curves (data provided by AS)
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It can be seen from these figures that the perpendicular field strength has a much
greater effect on the Ic value of the HTS tape than the parallel field, especially in the
range 0 – 1000mT.

The coil and former design was modeled using the ANSYS Finite Element Modeling
(FEM) software package in the form of a two dimensional X-Y cross section which
was rotated around the Y axis in the Z plane to form the complete solution. The FEM
was used to evaluate the electromagnetic behaviour of the coil and define the
magnetic flux density, field intensity, force and resulting inductance. Some of these
outputs are shown in Figures 4.3 – 4.5.

Figure 4.3 Two dimensional plot of coil flux lines
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Figure 4.4 Vector plot of coil flux density

Figure 4.5 Contour plot of coil field intensity
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These FEM model results predicted that maximum perpendicular field intensity in the
coil would be 695mT and that the coil should have an inductance of 285mH.

To confirm the inductance value given by the FEM modeling, calculations were
performed using a technique outlined by F.W. Grover [70] to determine the
inductance of a short fat solenoid. The expression is defined in equation (2).

⎛ 2a ⎞
L = 0.019739⎜ ⎟ N 2 aK '
⎝ b ⎠

(2)

Where;
L is the coil inductance value (H),
N is the number of turns,
a is the mean radius of the turns (cm),
b is the axial dimension (length of windings) (cm),
c is the radial dimension (depth of windings) (cm) and,
K’ is defined by equation (3).

K ' = (K − k )

(3)

Where;
K is a function of Nagoka’s formula dependent upon the ratio of

b
and,
2a

k is a function of the decrease in current due to the separation of the turns in a radial
direction, dependent upon the ratio of

b
c
and .
c
2a
79

It was also necessary to include a correction factor to represent the effect of the
insulation material used in winding the coil. The correction factor is included using
equation (4).

L' = L + ∆L

(4)

Where;

∆L is the correction factor defined by equation (5).

⎡
⎤
⎛ρ⎞
∆L = 0.004πaN ⎢log e ⎜⎜ ⎟⎟ + 0.1381 + E ⎥
⎝ ∂1 ⎠
⎣
⎦

(5)

Where;

ρ

is the pitch of the wire (distance between centres) (cm),

∂1 is the bare wire diameter (cm) and,
E is a constant based upon the number of layers and the number of turns per layer, as
defined in Table 4.1. Since in most cases ∆L is relatively small, E is assumed to be
0.017 in the general case.

80

Layers x Turns

Value of E

2x2
4x4
10 x 10
20 x 20
Infinite Array

0.0169
0.0151
0.0171
0.0176
0.0181

Table 4.1 Values of the constant, E

The result of these simulations and calculations was a coil with the parameters
described in Table 4.2.

Parameter

Value

Inner Diameter
Outer Diameter
Height
Tape Length
Critical Current in Field at 25K
Maximum Perpendicular Field

0.380 m
0.436 m
0.116 m
2000 m
140 A
695 mT

Parameter

No. Layers
No. Turns / Layer
Tape Thickness
Layer Thickness
Inductance
Energy Stored

Value

43
17
0.3 mm
0.4 mm
0.285 H
2.79 kJ

Table 4.2 Design parameters for HTS coil

The BSSCO-2223 tape used had a nominal critical current (Ic) of 40A (@77K) in zero
perpendicular field, specified by the supplier. Using the estimated maximum Ic and
assuming a final operating temperature of 25K, the maximum perpendicular magnetic
field strength was predicted to be 695mT (using an iterative FEM process). The
relationship determined from experimental characterization of the tape (Figure 4.2)
was used to determine when the calculated perpendicular field was equal to the
critical filed of the tape for the given current and temperature. Two tapes were wound
in parallel to increase the Ic and the net result was a predicted effective Ic of 140A
(@25K).
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The HTS tape was wound on a copper former with voltage taps incorporated at six
points along the winding length so that the integrity and performance of sections of
the coil could be assessed and monitored. Five joins were placed in the tape lengths
due to manufacturing faults and tapes breaking during the winding process. The
schematic for the former design is shown in Appendix B. Kapton insulation was used
between the turns and layers to avoid an electrical short and the entire coil was cured
in an autoclave at 120ºC and 100kPa for 550 minutes to reduce the possibility of
displacement of the layers due to magnetic hoop stresses. The completed coil with
taps and current lead connectors is shown in Figure 4.6.

Figure 4.6 Completed HTS SMES coil
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4.3 Experimental Coil Characterisation
4.3.1 Ic Characterisation

To determine the Ic of the coil, it was tested using a four-wire contact I-V method
with the threshold voltage set to 1 µV/cm to verify the design. The first step was to
conduct the test in a LN2 bath, both across the whole length and at each of the voltage
taps to ensure uniformity along the coil (the voltage taps were placed 200m / 15 layers
apart with 1 being the inner tap). The results yielded by the I-V tests at 77K are
shown in Figure 4.7.

Figure 4.7 HTS Coil I-V results at 77K

By determining where each of the curves cross the maximum allowable voltage lines

83

in Figure 4.7, these results can be interpreted as an Ic value as described by Figure 4.8.

Figure 4.8 SMES Coil Ic uniformity graph

The Ic along the length of the coil was found to be reasonably consistent and an
overall Ic of 19.1A at a temperature of 77K was observed. These results confirmed
the integrity of the coil windings, so the coil was fitted into the cryostat (as shown in
Figure 4.9) and cooled to 30K to determine the final Ic at the correct operating
temperature.
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Figure 4.9 HTS coil fitted into cryostat with bell removed

Once the coil was at the final operating temperature of 30K, the I-V experiment was
repeated (however, this time only across the entire length, the tap measurements were
not required because the coil uniformity had already been confirmed). A comparison
of the results to those obtained at 77K is shown in Figure 4.10.
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Figure 4.10 IV curves for SMES coil obtained experimentally at 30 K and 77 K

It was found and can be seen from Figure 4.10, that the Ic value of the coil for 77 K
and 30 K was 19.1 A and 90.2 A respectively. These Ic values are much less than
originally predicted; this was partially because the cryostat was intended to operate at
25K but was only capable of maintaining 30K, and also due to the number of
unexpected joins present in the coil winding. These joins increased the resistive
losses in the coil and hence also the amount of heat generated. The five joins along
the tape length resulted from manufacturing faults and tape breaks during winding
that was outside the control of the author. The position of these joins was not
documented by the manufacturer.

4.3.2 Inductance Characterisation

The inductance of the HTS coil was measured by observing the charge and discharge
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time of the coil.

A current controlled power supply was connected across the

terminals of the coil; the current in the coil was increased to 20A (at a temperature of
77K) and then the power supply was open-circuited, a simplified diagram of this
circuit is shown in Figure 4.11.

Power Supply

Figure 4.11 Simplified coil inductance test circuit

The current and voltage waveforms were recorded and are shown in Figure 4.12 and
4.13.
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Figure 4.12 Current in coil during charge and discharge test

Figure 4.13 Voltage applied to coil during charge and discharge test
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It can be seen from the graphs that the current in the coil charges to 20A and when the
power supply is switched off, the current discharges across the reverse diode inside
the supply. Using the relationship described in equation (6) the inductance was found
to be constant for both the charge and discharge components of the experiment at
42mH.

V =L

∆I
∆t

(6)

Where;
V is the voltage applied across the coil (V),
L is the coil inductance value (H),

∆t is time elapsed (s) and,

∆I is the change in coil current (A).

This value of inductance was much lower than expected. To validate the result, the
DC SMES electronics developed previously by M. Josh [71] was connected to the coil
and this time voltage and current waveforms were observed during a voltage sag
which caused the coil to discharge fully as shown in Figure 4.14.
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Figure 4.14 Coil discharging during voltage sag controlled by DC SMES electronics

Again, using the relationship in equation (6), these waveforms result in the same
value for the inductance, 42mH. This result confirms that the measurement of the
inductance is correct.

4.3.3 HTS Coil Failure

During a charging and discharging characterisation test, the coil failed.

It was

determined that due to the rapid change in current in the coil, the silver tape used to
connect the HTS wire to the copper current lead was not rated high enough and went
into thermal runaway. As the silver heated and eventually melted, it caused a short
circuit, which destroyed a small section of the coil, as shown in Figure 4.15.
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Figure 4.15 Burnt out section of the coil close to voltage taps and current leads

Despite the damage being to a small area, the penetration of the burn was quite deep,
hence rendering most of the coil unusable.

4.4 Improved Coil Design
It can be observed from the experimental results obtained in Section 4.3 that the coil
design and subsequent prototype inherited from R. Thompson did not achieve the
required specifications in several areas. The relationship between the required design
specifications and the prototype coil is shown in Table 4.3.
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Parameter

Critical Current in Field at 30K
Inductance
Energy Stored

Design
Value
120 A
0.277 H
1.12 kJ

Experimental
Value
90 A
0.042 H
0.17 kJ

Table 4.3 Comparison of design parameters against prototype characteristics

The three sections, 4.3.1 – 4.3.3, each present evidence of an area where the coil
design is flawed. The first two, the Ic and inductance, directly affect the energy
storage capability of the coil; in this case reducing it by 85%. The third, the damage
sustained to the coil during normal charging and discharging below the Ic value, is
evidence that the designed shape of the coil is not suitable for use in conduction
cooling. Further to this, it is also evidence that the effect of ac losses during rapid
charge and discharge was not sufficiently modeled nor was the thermal behaviour.

The result of this design prompts consideration as to what would be changed if the
resources were available to build a replacement coil. The following three sections,
4.4.1 – 4.4.3, describe the adjustments required to implement a successful HTS SMES
coil design.

4.4.1 Improved Ic

The Ic of the coil is in principle perhaps the easiest to improve and yields the biggest
gain; equation (1) shows that energy stored is approximately proportional to the
current squared. Ic is largely intrinsic to the HTS tape supplied by the manufacturer,
and in this case the discrepancy between the design and actual values is due to the coil
being wound using tape of a lower Ic than expected. The Ic can also be negatively
affected if whole lengths are not available and joins in the tape are necessary (as is
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also true in this case).

HTS tapes with an Ic characteristic in excess of 80A over a length of 1km are now
more widely available, and many of these tapes are manufactured with insulation of
less than 10µm thickness, making it easier to wind the tapes in parallel (hence further
increasing current carrying capacity). However, the problems of inhomogeneous
current distributions and cooling that are introduced by winding tapes in parallel
suggest that the system would benefit more from a high Ic single tape configuration.
The paralleling of tapes also makes jointing much more difficult and is can contribute
towards the chance of tapes being damaged during winding and energisation. In
addition to this, other conductors such a Bi-2212 wire or thin film deposited HTS
could be considered in the future as alternative superconducting materials to construct
the coil.

4.4.2 Improved Inductance

It was determined that the low inductance achieved in this case, 15% of the design
specification, was due mainly to the copper former used. It became apparent that
incorporating the copper former in the original design was partially due to
miscommunication with the contractors used to build the coil but also because the coil
had been simulated by the original designer in the FEM stage with a static DC current.
Whilst the copper former is helpful to transfer the heat in the conduction cooling
method, during charge and discharge the transient DC current causes the coil to
magnetically couple with the former. The eddy currents set up in the former oppose
those in the coil and hence reduce the effective inductance.
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To prevent the coupling from occurring, an alternative former design is presented in
Figure 4.16.

Figure 4.16 Assembly drawing showing the design of the improved former
The improved former was designed in three pieces. The center of the former, as
shown in Figure 4.16, was built from a fiberglass resin to minimize any magnetic
coupling inside the centre of the coil field (during the FEM work in Section 4.1 it was
determined that the highest magnetic field strength is inside the coil), and the two
sleeves manufactured from copper to aid with heat transfer to the cold head. It was
determined through the FEM modeling of the transient interaction of the coil and
former that using the copper sleeves reduced the effective inductance by < 2%
(compared with the 85% of the original copper former). This interference could be
reduced further by introducing radial laminations into the copper sleeves if necessary;
however this would reduce the heat transfer rate to the cold plate.

4.4.3 Improved Coil Shape

The damage sustained to the coil shows that the heat transfer path to the cold head is
not sufficient in this design to deal with rapid changes in current or the resultant
localised heating. The solution to this is a solenoid configuration which is complex
due to the requirement of insulation between layers and turns for electrical reasons;
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this same insulation slows the thermal transition. However, if the configuration is
changed to a series of stacked pancakes to simulate a solenoid, with copper plates
‘sandwiched’ between the pancakes (demonstrated in Figure 4.17), the heat flow can
be improved significantly.

Temperature Sensors

Copper Plates

HTS Pancakes

Copper Cold Plate

Figure 4.17 Proposed improved coil configuration

In combination with a matrix of temperature sensors, rather than the single resistor,
this configuration could be successfully integrated with a conduction cooling system.
The new configuration is based on a similar design published by R. Kreutz [29] after
the original coil considered here had been constructed.

4.5 Conclusion
The original HTS coil design produced by R. Thompson and the subsequent
experimental characterization by the author has been presented. The Ic value of the
coil was measured at both 77 and 30K; the relationship between the two Ic values was
as expected and the uniformity of the Ic along the coil was acceptable.

The

inductance was measured using two different methods that produced a consistent
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result.

The reduction in Ic and inductance achieved during characterisation compared with
the designed values has been discussed and a new design and construction method has
been presented to improve the coil operating characteristics and avoid damage to the
coil in future implementations.

The unfavourable characteristics exhibited by the coil and the lack of resources
required to build a replacement have resulted in two actions being taken. The first
was to present a solution, in Section 4.4, to the problems exhibited in the original coil
design. The second was to acquire a conventional copper inductor bank to complete
the testing of the PCC; the details of the inductor bank are discussed in Chapter 7.
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5. SMES Electronic Design
5.1 Introduction
This chapter details the design, modelling and construction of the PCC used to control
the operation of the SMES coil. The PCC for the SMES was designed with the aim of
monitoring the line voltage to detect voltage sags and controlling the energy stored in
the SMES coil to maintain the line voltage during a fault condition and the SMES
current during the normal condition.

The PCC is a critical component of the SMES design and is the major focus of this
thesis. It is important to design a system that is robust and can accurately detect and
mitigate voltage sags while also maintaining energy storage and not introducing
harmonics in the line during normal conditions. The PCC must be made adaptable to
suit the characteristics imposed by both internal factors, such as the coil current level,
and external factors, such as the load requirements.

In order to obtain the relevant design specifications and scope of the prototype, this
chapter will begin by detailing the power quality case study performed on an
indicative industrial site. The results of the study will then be used to define the
components of the PCC and their interaction, as mentioned in Chapter 2. The circuit
design and operation, computer modelling using Power Systems Computer Aided
Drawing (PSCAD) produced by Manitoba HVDC Research Centre Inc, and physical
construction (with reference to physical design considerations) will be explored for
each component and for the whole system. The results of the computer models are
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presented such that they can provide a benchmark with which to assess the results
presented in Chapter 7.

5.2 Power Quality Survey
5.2.1 Problem Identification

The survey monitored the power quality of the supply used to operate the Metal
Manufactures Limited (MM) Kembla Continuous Rolling (KCR) mill. Over the past
few years, MM at Port Kembla have experienced an increase in power quality
problems at the site. One of these has been the increase in the incidence of voltage
sags on the supply. As described in Chapter 2, voltage sags afflict industrial sites
world wide and the MM site was chosen as a typical example.

These voltage sags are of concern because they can cause detrimental interruptions to
the processes that are running within the site. They can cause the shutdown or stalling
of continuous processes, drives, controllers and sometimes the loss of lighting. These
processes can take a large amount of effort and time to restart; any such occurrence
can cause the company to loose large amounts of product and hence a loss of profits.
Estimates of the annual cost of voltage sags to the industry sector have been
mentioned in Chapter 2.

In this example a voltage sag can cost in excess of

AU$100K, depending on the sag characteristics and if any resulting damage was
sustained by the process line. Hence, the quality and reliability of the voltage supply
driving these manufacturing lines is absolutely crucial to having a consistent and
profitable production rate.
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5.2.2 Survey Results

The power quality at the test site was monitored over a seven-day period using CHK
Engineering PM30 monitors installed in two substations. Both monitors were set to
record any event that forced the current or voltage outside a ±10% tolerance range.
The results of this survey were provided in graphical and tabulated form. Examples
of events that caused these limits to be exceeded are given below along with
descriptions. The monitor in the first substation recorded two events during the
seven-day period.

The first of these is represented in Figure 5.1 and Figure 5.2. The fault lasted for a
period of three cycles; during this time the Root Mean Square (RMS) voltage dropped
from 6.6 kV to 5.8 kV and as a result, the RMS current surged from 200 A to 1200 A,
both triggered by the A phase.

A rodent getting into the 415 V busbar in the

substation caused the fault. This caused an arc and the fault registered back up to the
high-tension side of the transformer.
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Figure 5.1 RMS capture exceedance #1, triggered by voltage A.

Figure 5.2 Waveform capture exceedance #1, threshold, triggered by voltage A.
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The second event happened just 10 minutes after the first, and is shown in Figure 5.3.
This fault lasted for just over three cycles, causing the RMS voltage to drop from
6.6kV to 5.8kV and the RMS current to oscillate for several cycles on the C phase.
The result was a loss of power to several sections of the site and all of the loads
supplied by the substation.

Figure 5.3 RMS capture exceedance #2, triggered by voltage C.

There were four RMS exceedances and five waveform exceedances recorded by the
monitor on the second substation.

The first of the exceedances recorded on the second substation is shown in Figure 5.4.
The RMS voltage increased from 240 V to 265 V then fell back to a constant 245 V
almost instantaneously. The waveform also shows that the voltage waveform was
‘ringing’ for a cycle. This event is typical of a capacitor bank being switched on. The
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site owner was not aware of any capacitors that were being switched at this time
within the plant; hence it originated external to the site.

Figure 5.4 Waveform capture exceedance #1, threshold, triggered by voltage C.

The next two events were the same as those recorded on the first monitor when the
rodent caused the fault. The third event however was not recorded on the other
monitor; for a period of half a cycle, the RMS voltage dropped from 240 V to 210 V
and causing the current to rise from 1000 A to 4500 A. This event caused all the
loads connected to the second substation to lose power. No particular cause was
discovered. The current surge was only registered on phase A.

The last recorded event was a transient; not recorded as a RMS exceedance but only
as a waveform exceedance. This transient was so fast that the monitors were not able
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to record it properly. It is possible that it was caused by circuit breakers being opened
so that maintenance could be carried out on the second substation.

5.2.3 Survey Conclusions

It was determined that most of the systems in the KCR mill had enough inertia to ride
through the short voltage sags experienced. However, the sensitive Eurotherm 590
DC motor controller used to control three systems crucial to a safe shutdown
procedure would be stalled by these typical faults. The total power requirement of
these critical drives was 105kW. All three drives had a power supply of 460VAC 3phase 50Hz. These details from this typical example enabled a reasonable energy
storage capacity to be estimated for the development of the commercial HTS device
blueprint.

The analysis of these typical and widely used drives supplied a specification of the
voltage level that must be maintained by the SMES design. For this process the
460VAC supply was identified to be the crucial supply to be maintained. It was
determined that the supply voltage must be kept within ± 10 - 15% of the nominal
voltage for a period up to 200ms (10 cycles) delivering to a total load of 100kVA. It
was also necessary that any voltage regulation would react in less than 20ms (1
cycle).

5.3 System Description
The PCC describes the system that facilitates the interaction between the sensors
monitoring the supply and the control electronics that deliver energy to the HTS coil
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and load as necessary. This system consists of several parts and the interaction of
these is described in block diagram form in Figure 5.5.

DSP
Board
3φ
Supply

Analog Current
Control
Rectifier

Voltage
Sense

Enable

Current
Control

Chopper

Current
Sense

3φ
Load

Voltage
Control

HTS
Coil

Inverter

Physical Connection (Power Flow)
Virtual Connection (Signal Flow)

Figure 5.5 Block diagram of PCC components

The blocks shown in Figure 5.5 all represent physical components of the SMES PCC
and the full line arrows represent the physical connections that enable power to flow
through the circuit. The dotted line arrows show the exchange of monitoring and
control signals between the physical components. All such signals are processed by
the DSP board using the programmed control algorithm. The specifications of the
physical circuit components and sensors will be detailed later in Section 5.4.

As determined by the conclusions drawn from the literature search in Chapter 2, The
PCC configuration chosen for the SMES system incorporated a VSI placed in series
between the source and the load. The circuit layout is shown in Figure 5.6. The
advantages of placing the PCC in series with the mains are that detection of voltage
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sags is less complicated than having a parallel system, and the DC link bus capacitors
provide a small buffer against voltage sags, compensating for any lag in reaction time
of the SMES inductor.

Figure 5.6 Circuit diagram of SMES PCC

The design of the rectifier and inverter in this system is similar to those used in
various other power electronic devices, and while challenging (in the case of the
inverter) are not novel. Of particular interest in this thesis was the design of the
chopper and its control algorithm, primarily because it is the component responsible
for the charge and discharge of the coil and maintaining voltage level at the load. The
control algorithm needed to implement three modes of operation for the chopper;
charge, discharge and steady state. These are represented in Figure 5.7.
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Figure 5.7 The three modes of the chopper control algorithm

Each of these modes is achievable by opening or closing the two control switches, in
this case represented as IGBTs.

The design processes used to develop each of these components are detailed in
Section 5.4

5.4 Design Parameters, Equations and Circuit Diagrams
This section breaks down the components of the SMES control system and discusses
the circuit diagrams, parameters and equations used to predict the behaviour of the
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individual circuits and ultimately the entire SMES PCC. It should be noted that all
the power electronics used in this design were overrated when compared to the test
current supplied from the HTS coil. The intention of this design is that a much larger
coil could be attached to the PCC without the need to upgrade the expensive
electronic components.

5.4.1 AC-DC Rectifier and DC link

The AC-DC rectifier was chosen to be an uncontrolled diode bridge which connected
to a capacitor bank via a copper bus bar. The rectifier sourced for the design was a
Semikron Power Bridge Rectifier SKD160/12 (shown below in Figure 5.8), rated to
160A and 1200V.

Figure 5.8 Semikron SKD160/12 Power Bridge Rectifier [72]

The focus of the PCC design was the control of the SMES coil to maintain voltage to
the load, so it was not deemed necessary to fine tune the AC-DC conversion but rather
to keep it simple by leaving the conversion uncontrolled. The problem with using
uncontrolled rectifier bridges is the voltage oscillation generated on the DC bus;
however an increase in the size of the DC link capacitor bank reduces the size of the
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oscillation. The effect of using an uncontrolled bridge on the DC voltage was
modelled to determine what capacitance value would limit the oscillation to a
reasonable level. The results are plotted as a graph of capacitance vs. the modelled
voltage oscillation height in Figure 5.9.

Figure 5.9 Oscillation level of DC bus voltage in relation to DC link capacitor value

The value of the capacitor bank was chosen to be 6600µF (two 3300µF capacitors in
series; the reason for this is firstly due to capacitor values available and secondly to
provide a DC midpoint on the bus). This value was convenient due to available
capacitors and was identified as limiting the voltage oscillation to a reasonable value
within the diminishing rate of returns trend show in Figure 5.9. The oscillation at this
capacitance was modelled to be 7.22V and is shown in detail in Figure 5.10.
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Figure 5.10 DC bus voltage oscillation with capacitor bank of 6600µF

The presence of the DC link capacitance also provides some buffering effect during
voltage sag due to the energy in the capacitor being discharged to the load; this can be
calculated using equation (1).

∆t = C

∆V
I

(1)

Where;
C is the capacitance value (F),
I is the load current (A),
∆V is the allowable voltage drop (V) and,
∆t is the time for the capacitor to discharge.
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Assuming that the total load current is 15A, the capacitance is the specified 6600µF,
and the allowable voltage drop is 60V (10%); the capacitor will provide 26.4ms of
buffering time against voltage sag.

5.4.2 SMES Coil Control Chopper

The chopper design is the crucial component of the PCC; it is the circuitry responsible
for charging and discharging the energy from the HTS coil and is the major novel
component of the electronics.

The chopper is composed of a pair of diodes and a pair of switches (IGBTs) as shown
in Figure 5.8.

The devices chosen were two Semikron dual IGBT packs

SKM300GB123D (shown in Figure 5.11), rated to 300A and 1200V.

Figure 5.11 Semikron IGBT Pack SKM300GB123D [73]

As can be seen in Figure 5.12 the packs consist of two IGBTs in series. In order to
obtain the configuration desired, one of the IGBTs in each pack was permanently
turned off by applying -15V to the gate and the reverse diode used as the required
diodes.
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Figure 5.12 Components used in dual IGBT pack [73]

The two IGBTs used in the chopper were driven by logic level outputs sent by the
analog current controller circuit.

The driver circuit, shown in Figure 5.13, was

constructed to isolate the control signal and convert it into the 15V required to open
and close the IGBT.

Figure 5.13 IGBT driver circuit
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In order to make sure the separate IGBTs were isolated each gate drive was supplied
by an individual regulated +/-15V supply as shown in Figure 5.14.

Figure 5.14 Regulated power supply circuit

The hysteresis current control circuit measured the difference between the reference
voltage controlled by a pot and the current signal supplied by the LEM. To accurately
monitor the SMES current an open loop current transducer (LEM), HTA400-S
(shown in Figure 5.15), was used.
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Figure 5.15 Representation of LEM device [74]

The LEM measures the current flow using the Hall Effect method with an accuracy of
greater than 50A/µs and translates the current value from a proportion of the
maximum rating (400A) to the analog output signal ranging from 0-4V.

The circuit was turned on by an enable from the DSP board; this constantly monitored
and adjusted the coil current while the SMES remained in steady state. However, as
soon as a sag event occurred the enable would be switched off, so that the DSP board
could control the discharge of the energy until the sag had passed.

In the original design, the entire control had been done digitally via the DSP board;
however it was found that the high frequency noise in the system had too much of a
negative impact on the current feedback signal. The only successful solution to the
noise problem was to independently control the current using an analog circuit. The
details of the hysteresis circuit are shown in Appendix C.1
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When selecting the devices to be used, it was important to take into consideration the
forward voltage drop introduced by the IGBT and diode. As shown in Figure 5.7,
during the operation of the chopper in steady state mode, the current passes
continuously through both the bottom devices (the IGBT and the diode). The energy
dissipated by these devices needs to be periodically recharged so that the coil current
is kept above a certain level. The higher the voltage drop across the devices the
higher the require frequency of recharging; hence the behaviour of the coil current in
steady state mode was calculated to ensure that the period between recharges was
acceptable.

The power lost by the semiconductors in steady state mode was calculated using
equation (2).

Pd = I (Vd 1 + Vd 2 )

(2)

Where;
Pd is the power dissipated by the devices (J/s),
I is the mean current in the SMES coil (A) and,
Vd1 and Vd2 are the forward voltage of the IGBT and diode respectively (V).

Then the energy remaining in the coil once the current reached the minimum
threshold was calculated using equation (3) so that the total time (referred to as
standby time) before a charge was necessary could be calculated using equation (4).

Emin =

1

2

LI 2

(3)

114

ts =

Emax − Emin
Pd

(4)

Where;
Emin and Emax are the maximum and minimum coil energy values (J),
L is the coil inductance value (H) and,
ts is the standby time (s).

To be able to determine whether the value of ts was acceptable, the time required to
recharge the dissipated energy was calculated using equation (5) and (6).

tc =

Pc = Vs I

(5)

Emax − Emin
Pc

(6)

Where;
Pc is the charging power capacity (J/s),
Vs is the DC bus voltage (V) and,
tc is the charging time (s).

The result of these calculations can be represented in graphical form, showing the
proportion of time spent in standby mode, the required period and frequency of
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recharging and the overall behaviour of the chopper during steady state conditions.
For this circuit design with a mean current of 85A (operating 5A below the Ic of the
HTS coil specified in Chapter 4), bus voltage of 600V, coil inductance of 280mH,
minimum current of 80A and the forward voltage drop of the IGBT and diode being
2V and 1.5V respectively, the resulting graph is shown in Figure 5.16.

90

Coil Current (A)

80

Standby Time (ts)

Charge Time (tc)

Time (s)

Figure 5.16 Coil current due to chopper behaviour during steady state condition

It can be seen that the charge time required is much smaller than the standby time,
22.7ms compared to 450ms, which relates to a value of 5% of the total period. This
was considered to be a suitable ratio for the charge time. It should be noted that for
the experimental characterisation in Chapter 7 these values changed after the original
design due to the copper inductor bank being used in the place of the HTS coil. The
changes in the coil current and inductance resulted in the expected charge and standby
times to be 0.5ms and 8.3ms respectively.
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5.4.3 Inverter

The inverter pack chosen for this circuit was a Semikron SK Integrated Intelligent
Power (SKiiP) Pack, SK324GDL120-411CTVU.

The pack is rated to 300A and

1200V, and as shown in Figure 5.17 the package comes with the six IGBTs for the
inverter, a brake chopper, and intelligent driver, all mounted on a heat sink.

Figure 5.17 Physical and electrical representation of inverter pack [76]

The intelligent driver allows the inverter to be controlled directly by the PWM signals
sent by the DSP microprocessor; it also includes internal safeguards such as
protection against overheating, over-currents, short circuits, over-voltages and under-
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voltages.

The driver circuit also provides analogue outputs of measured circuit

characteristics; these will be detailed in Section 5.3.4 in the discussion of the
microprocessor.

5.4.4 DSP Microprocessor

The DSP microprocessor was required to run the control algorithm for the inverter.
The board chosen for this task was the DSP56F807EVM, a Motorola 16 bit digital
signal processor evaluation module. The module is fitted with a 56F807 chip, which
is capable of processing speeds up to 80MHz, and a range of input and output lines
(see Appendix C.2) more than sufficient for this application.

The control algorithm was programmed using “c” and downloaded to the DSP chip.
The program was designed to control the inverter by calculating the PWM scheme
and sending the signals to the inverter pack (circuit is Shown in Appendix C.3). This
function of the program was continuous despite any external input events. The
second component processed the voltage input signal and sent the enable signal to the
hysteresis control circuit to determine the required mode of operation (steady state or
discharge).

The series of signals used to open and close the inverter IGBTs was developed by
calculating a standard PWM scheme where the required fundamental frequency
(50Hz) sine wave is compared with a triangular carrier waveform (at the switching
frequency of 20kHz). The intersection points between the two waveforms are used to
determine the switching points for the IGBTs, with the lower switch scheme being the
inverse of the upper. This relationship is shown in Figure 5.18.
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Figure 5.18 Generation of PWM switching scheme [73]

The signal is then shifted twice by 120º to produce the three phase voltage
waveforms, and these can be represented by equations (7), (8) and (9) [73].

PWMA =

1 ⎛
1
⎞
. A.⎜ sin α + .sin 3α ⎟ + 0.5
6
3 ⎝
⎠

(7)

PWMB =

1 ⎛
1
⎞
. A.⎜ sin (α − 120°) + .sin 3α ⎟ + 0.5
6
3 ⎝
⎠

(8)

PWMC =

1
1
⎛
⎞
. A.⎜ sin (α − 240°) + . sin 3α ⎟ + 0.5
6
3 ⎝
⎠

(9)
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Where;
A is the required amplitude (V) and,
α is the phase angle (º).

Once the PWM scheme had been calculated it was passed through a the level shifter
and then a first order RC filter, with a time constant τ equal to the inverse of twice
the PWM frequency, to observe the real output and determine if any compensation for
switch dead time was necessary. The resulting 50Hz voltage waveform is shown in
Figure 5.19.

Figure 5.19 Voltage waveform observed on phase A PWM signal using RC filter

5.4.5 Output Filter

The output filter is designed to translate the PWM switching waveform generated by
the inverter pack into the required sine waveform. The aim of the filter is to produce
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a high quality output waveform with minimal harmonic content and minimal voltage
drop across the filter components. The standard filter configuration used for inverter
applications is shown in Figure 5.20 for a single phase; a three phase system uses
three such filters either in delta or star configuration.

Figure 5.20 Output filter configuration for single phase

The transfer function of this filter is described by equation (10).

1
Vo
jωC
=
Vi
jωL + 1
jωC
1
=
1 − ω 2 LC

(10)

Where;

jωL is the impedance of the inductors L1, L2 and (XL1, XL2) and,
1

j ωC

is the impedance of the capacitor C (XC).
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Appropriate values for the impedances of XL1, XL2 and XC can be found by setting a
series of operational requirements that are determined by the filter characteristics
(hence, the values of the components).

The three necessary constants are the

maximum allowable voltage drop across the inductor L1 ( ∆Vmax ), the maximum
magnitude of the voltage switching components at the load side of the filter ( Vsw max )
and the maximum allowable no-load fundamental current through the capacitor, C
( I nl max ). Once these three constants have been set, the following series of equations
(11) to (16) can be used to find the component values [74].

Where;

Vo is the rated line voltage (V),
I o is the rated line current (A),
m f is the inverter switching frequency (Hz) and,

Vsw is the inverter switching component (V).

The maximum value of XL can is found.

X L1 ≤

∆Vmax
Io

(11)

Then the suitable value of L1 is calculated.

L1 =

X L1
2πf

(12)

Using XL, a suitable value of XC is estimated.
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− XC
Vsw max ≥

≈

2m f

2m f X L1 − X c 2m f

XC

(2m f )2 .X L1

∴ XC ≤

.Vsw

.Vsw

(

Vsw max
. 2m f
Vsw

)2 .X L1

(13)

Then the suitable value of C is calculated.

C=

1
2πf . X C

(14)

To determine a value for L2, the following relationship is considered.

Vo
≤ I nl max
XC

(15)

If the condition is satisfied then there is no need for a second inductor, L2. If not,
then it is chosen using the following equation.

X L2 = X C

(16)

The value of L2 can then be determined in the same way as L2, using equation (12).

The constants ∆Vmax , Vsw max , and I nl max were all set to 5% of the fundamental
values for the purposes of the design equations. As a result of performing this process
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it was determined that the second inductor L2 was not necessary and the required
maximum value of L1 and minimum value of C were 6.6mH and 131.7nF
respectively. This filter configuration produced a simulated output sine waveform
shown in Figure 5.21.

Figure 5.21 Simulated output voltage with L1 = 6.6mH and C = 131.7nF

Due to the restricted range of components available to use as the output filter and the
necessity to change the rated load voltage from 10A to 5A as described in Chapter 7,
the output filter was redesigned to fit these practical restrictions. The result of this
was to increase C to 200nF and decreasing L1 to 1.2mH, the output waveform for the
new configuration is shown in Figure 5.22, and in accordance with the equation (15),
the changes did not necessitate the inclusion of L2.
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Figure 5.22 Simulated output voltage with L1 = 1.2mH and C = 200nF

It is evident from Figure 5.22 that the components of the filter are not ideal but were
those available at the time. This was deemed not to adversely affect the research
outcomes of the thesis as output filter design methods are well known and
manufactured filters are readily available (though outside the remaining budget of this
project). It should be noted that the three phase system was simulated as a balanced
system; hence all three phase output waves were identical in shape and magnitude.

The AC output waveform can be more accurately defined by examining the harmonic
content. PSCAD provides a harmonic analysis block (shown in Figure 5.23) that
performs the Fast Fourier Transform (FFT) and outputs the result as an array of
harmonic magnitudes (in this case for the 1st, 3rd, 5th, 7th, 9th and 11th harmonics);
these have then been plotted on a semi log scale graph in relation to harmonic
frequency as shown in Figure 5.24.
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Figure 5.23 PSCAD FFT online frequency scanner

Figure 5.24 Harmonic power content of output voltage waveform

This result shows that although the 3rd harmonic power is not very significant, there is
some contribution from the 5th and 7th harmonics. These are still reasonably small
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and were determined not to have an adverse effect on the research outcomes of the
thesis.

5.5 Conclusion
This chapter has discussed design and modelling of the SMES PCC. A typical voltage
sag problem has been presented in the case study power quality survey of the MM
KCR. The typical characteristics of the observed sag behaviours and electronic load
requirements has been used to develop the PCC design both by first principles
calculation and with the assistance of a PSCAD model. The PSCAD model was
designed with three main purposes in mind; 1) to determine that the circuit and
control algorithm was a viable solution, 2) to optimise the value of certain circuit
components during the design stage and, 3) to provide a benchmark for the
characterisation results in Chapter 7 to be measured against.

The optimisation of many of the circuit components have lead to most of the steady
state operation results being presented to provide a reference for the Chapter 7
experiments; the specification of the DC capacitor (Figure 5.10 – DC bus oscillation),
the SMES chopper operation (Figure 5.16 – DC coil current) and the design of the
output filter (Figures 5.22, 5.24 – AC output voltage, and harmonic content).
However, the limitations of the software meant that the due to the change of the
inductor characteristics in Chapter 7, no meaningful representation of the ‘during sag’
operation could be shown for such low energy storage values.
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6. Alternative Switching Technologies
6.1 Introduction
This chapter covers two types of alternative switching technologies that could be
incorporated into a SMES PCC to increase the efficiency of the system. The first is
the use of cryoelectronics and the second is the implementation of a PMCS. Sections
6.2 and 6.3 will detail design and experimental work conducted on each concept and
will discuss how the technology could be of benefit in a SMES system.

6.1.1 Cryoelectronics

As described in Chapter 5, a SMES PCC uses semiconductor devices in a chopper
arrangement to charge, discharge and store the energy in the SMES coil. Of these
three modes of operation, the largest contribution to power loss occurs during the
steady state mode, shown in Figure 6.1.

Figure 6.1 Steady state operation of the PCC chopper

The reason for this is that the PCC will only exit the steady state mode during a fault
or recharge and these contribute to only a very small percentage of the operating time.
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In the energy flow path shown in Figure 6.1, because the SMES coil is
superconducting, the only resistive losses occur at the point of the two semiconductor
devices. A reduction in the forward voltage drop across these devices corresponds
directly to a reduction in energy losses, which in turn reduces the required frequency
of recharging the coil. Hence an experimental survey of the Vce characteristic of
semiconductors at a range of temperatures was conducted. As explained in Chapter 2,
a reduction in temperature often results in a lower VBD rating for the devices; hence
the variation in VBD was obtained at cryogenic temperatures to determine how much
each device is de-rated.
In general, the Devices Under Test (DUTs) used in the experiments were selected
with the following three objectives in mind. 1) To confirm the decline in Rds(on) in
MOSFETs and investigate the resulting reduction in VBD in devices rated to greater
than 600V. 2) To confirm that Punch Through (PT) IGBTs are unable to operate
below certain temperatures and quantify the operating characteristics within their
temperature limitation. 3) To investigate the claims of consistent positive temperature
coefficients of NPT IGBTs by some manufacturers and confirm that these devices do
not cease to conduct at very low cryogenic temperatures.

6.1.2 Persistent Mode Current Switch

As discussed previously in Section 6.1.1 and indicated in Figure 6.2, without the
inclusion of the PMCS, the circulation path (ICIRC) for the stored current includes two
semiconductor devices.

When high currents in the order of 100A or more are

involved these devices contribute significant losses and require the SMES to be
recharged more often, and its potential energy delivery capability is reduced.
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However, by including the PMCS, a fully superconducting circulation path (although
it should be noted that currently fully HTS joints are not practically possible so some
joint resistance will occur) is provided for the stored energy, effectively eliminating
the semiconductors and minimising the static losses, as shown in Figure 6.3. Then
when an event occurs, the PMCS becomes resistive and the energy is discharged to
the DC bus.

Figure 6.2 SMES circuit without PMCS

Figure 6.3 Inclusion of PMCS in SMES circuit
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As discussed in Chapter 2, previous successful implementations of the PMCS that are
suitable for the SMES application have been achieved using the current control
method and LTS coils. This design aims to provide the groundwork for the first HTS
PMCS prototype.

6.2 Cryoelectronics
6.2.1 Experimental Set-up

The experimental survey was conducted in two stages.

The first compared the

operation of the semiconductors at LN2 temperature (77K) to Room Temperature
(RT) over a range of currents. This temperature comparison was carried out because
LN2 is a readily available and cheap cryogen, often used in the design of HTS SMES
systems. By applying a range of currents, it can be observed if an optimal current
level below the rated maximum exists.

The second stage applied fixed currents to devices over a temperature range of 30 –
300K. This second stage was to identify if certain devices had optimal operating
temperatures. During both stages the VBD of the devices was measured to determine
the voltage rating that the device could be used for.

6.2.1.1 Stage One

A range of six devices (4 IGBTs and 2 MOSFETs) were chosen to give a
representative range of results from different suppliers. The ratings of these devices
are shown in Table 6.1. It should be noted that initially two large package MOSFETs
were also tested but were destroyed as soon as they were placed into the LN2; the
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thermal shock cracked the resin used to encase the devices. This is discussed further
in Section 6.2.2.1.

Brand
Infineon
Siemens
IRF
Intersil
IRF
IXYS
ON Semiconductor

Type
NPT
NPT
PT
PT
MOSFET
MOSFET
Zener Diode

Device No.
SGP30N60
BUP314
IRG4PC40W
HGTG12N60A4D
IRFP460LC
IXTH24N50
1N5388B

VBD
600V
1200V
600V
600V
500V
500V
200V

ICEmax
30A
52A
40A
54A
20A
24A
-

Package
TO-220
TO-218
TO-247
TO-247
TO-247
TO-247
-

Table 6.1 Parameters of devices used in stage 1 testing

The first device characteristic to be tested was the Vce. Each device was tested in turn
using the experimental configuration shown in Figure 6.4, the gate driver and supply
circuits used are the same as those shown in Figures 5.14 and 5.15. The gate drive
was left on and the current supply was controlled by a pulse generator that pulsed the
current long enough (approximately 4ms) for the Nicolet 490 CRO to capture the
maximum stable Vce across the DUT. The power supply used was a modified 900A
45V DC welding supply, fitted with a fast current controller to reduce the current
overshoot. The cryogenic area for the stage one tests was a LN2 bath using a simple
polyurethane box to contain the cryogen.
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Figure 6.4 Experiment configuration for Vce tests

Each device was first tested in air, then in LN2, then again in air to observe any
degradation of the device. The Vce was measured at full saturation for a range of
currents up to the maximum rating. An example set of measured waveforms are
shown in Figure 6.5 and 6.6, showing the point at which the current and voltage
waveform were sampled.

These two waveforms were captured whilst testing a

BUP314 IGBT with a pulse current of nominally 40A.
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Figure 6.5 Sample current waveform capture

Figure 6.6 Sample voltage waveform capture
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The second set of tests was to measure the VBD. VBD was defined to be the point
where the device would either be destroyed or begin to avalanche. The experimental
set-up is shown in Figure 6.7. An increasing DC voltage was applied across the DUT,
with a current-limiting resistance in series, until the device began to avalanche.

Figure 6.7 Experiment set-up for VBD tests.

6.2.1.2 Stage Two

Using the three objectives (see Section 6.1.1) as a guide, six DUTs were selected for
experimentation; the specifications for these devices are shown in Table 6.2.
Brand
STM
IXYS
Fairchild
IRF
Infineon
Infineon

Type
MOSFET
MOSFET
PT
PT
NPT
NPT

Device No.
STY15NA100
IXTH13N80
SGL40N150DTU
IRG4PH50S
BUP314
SKW25N120

VBD
1000
800
1500
1200
1200
1200

ICEmax
10
13
40
57
52
46

Package
TO-247
TO-247
TO-264
TO-247
TO-218
TO-247

Table 6.2 Parameters of devices used in stage 2 testing
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It should be noted that these devices were selected due to the package type. This was
for two reasons; firstly the physical size of the cold head used for the Vce experiments
was quite small and secondly, stage one experiments with large package devices
revealed that the devices were destroyed due to the thermal shock when immersed in
liquid nitrogen (LN2).

The experimental rig set-ups for stage two were the same as those shown in Figure 6.1
and Figure 6.2 with the following adjustments.

The DUTs were placed on a cold head cooled by a gaseous helium CTI Cryogenics
Model 8300 cryocompressor. The chamber around the DUT was evacuated to 2 Pa,
enabling the device to be operated in an environment ranging from 300K to 30K. The
gate of the devices remained open as a single 20A pulse of current was applied across
the collector-emitter and the resulting Vce measured by a Lecroy 9304AM 4 channel
CRO.

For the Rds(on) measurements, a 10A pulse was used and a current transformer
monitored the current waveform enabling the resistance of the device to be accurately
determined. For each of the DUTs, the value was then confirmed by re-measuring it in
LN2 and comparing the value to the one taken at 77K using the cold head test bed.

Due to the destructive nature of the tests, the VBD value for each DUT was measured
at two temperatures.

LN2 provides an easily available and stable cryogenic

environment at 77K and hence this was the temperature chosen as a comparison to
room temperature.
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6.2.2 Stage One Results and Discussion
6.2.2.1 Variation in Vce

A set of graphs was obtained showing the variation in Vce when in air and in LN2, as
shown in Figures 6.8, 6.9, and 6.10.

Variation of Vce in NPT IGBTs
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Figure 6.8 Vce of NPT IGBTs as a function of temperature
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Variation of Vce in PT IGBTs
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Figure 6.9 Vce of PT IGBTs as a function of temperature

Variation of Vce in MOSFETs
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Figure 6.10 Vce of MOSFETs as a function of temperature
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As expected the MOSFETs showed a decrease in Vce by up to an order of magnitude
when placed in LN2. The IGBTs, whether NPT or PT, generally showed an increase
in Vce. This did at some points change depending on the conduction current. The
diode was not extensively tested for forward voltage variations, but rather was tested
in the VBD experiments.

The tests were also conducted on some larger devices; a SKM75GB123D 75A/1200V
IGBT and a SKM248F 20A/800V MOSFET, both manufactured by Semikron. Both
of these devices were destroyed as soon as they were placed in LN2. It is suspected
that the mechanical case construction of these larger devices is not suited to rapid
changes in temperature.

6.2.2.2 Variation in VBD

The VBD was tested on all devices first in air and then again in LN2, using the test setup described in 6.1.1

Device
SGP30N60
BUP314
IRG4PC40W
HGTG12N60A4D
IRFP460LC
IXTH24N50
1N5388B

VBD 77K (V)
554
1090
516
529
422
412
155

VBD 300K (V)
761
1390
678
628
551
524
192

VBD77/VBD300 (%)
72.7
78.4
76.1
84.2
76.5
78.6
80.7

Table 6.3 VBD at RT and in LN for devices

The recorded VBD are shown in Table 6.3. It was found that at these voltages, the
voltage would limit as the device avalanched. Usually the voltage would not drop to
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zero, but would oscillate as the device repetitively avalanched until the applied DC
voltage was reduced. A sample waveform capture of the voltage behaviour during
avalanche whilst testing a SGP30N60 IGBT is shown in Figure 6.11.

Figure 6.11 Voltage waveform of SGP30N60 when avalanche occurs

It can be seen that generally all the devices had a VBD reduction of approximately 2025%. This is true even for a zener diode (1N5388B). When safety and tolerance
factors are included, this means that the VBD of the device would need to be rated
significantly higher for operation at low temperatures than is required at room
temperature.

6.2.3 Stage Two Results and Discussion
6.2.3.1 Variation in Vce

Each of the devices were tested from 300K to 30K in increments of 10K. To ensure
repeatability of the data, measurements on the samples were repeated as the devices
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warmed to ambient temperature. The Vce results for the NPT and PT IGBTs are given
in Figure 6.12 and the Rds(on) measurements for the MOSFETs in Figure 6.13.

V ce Results for IGBTs
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Figure 6.12 Graph of Vce results for the IGBTs
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R ds (on) Data for MOSFETs
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Figure 6.13 Graph of Rds(on) results for MOSFETs

It can be determined from these figures that the IGBTs showed no significant
decrease in Vce as the temperature was reduced. Some of the devices did show a
small decrease over the range 300 – 175K, however all the devices exhibited an
increase in Vce as the temperature decreased further. Further to this, two of the
devices failed and would not switch at all when a certain temperature was reached.

In the case of the MOSFETS; they exhibited a continuous reduction in Rds(on) as the
temperature was reduced, the STY15NA100 device yielded a reduction in Rds(on)
greater than five times over the range 300 – 30K.
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6.2.3.2 Variation in VBD

The measured VBD at ambient temperature and at LN2 temperatures is recorded in
Table 6.4 for each device.

Device
STY15NA100
IXTH13N80
SGL40N150D
IRGPH50S
BUP314
SKW25N120

VBD 77K (V)
723
1286
1067
1105
1098

VBD 300K (V)
1182
960
1612
1332
1433
1307

VBD77/VBD300 (%)
75.3
79.7
80.1
77.1
74.9

Table 6.4 VBD at RT and in LN for devices

Note there was no value recorded for STY15NA100 as the package design was not
able to withstand the thermal shock associated with immersion in an LN2 bath. It was
observed that the VBD measured at ambient room temperature was consistently higher
than that specified by the manufacturers.

6.3 Persistent Mode Current Switch
6.3.1 Control Circuit

The control circuit is designed to test the effect of discharging a high frequency
current pulse into a HTS PMCS coil. As suggested by Peck in his work at HARC
[63], the pulse is generated by a controlled discharge of a capacitor through a
thyristor, as shown in Figure 6.14.
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Figure 6.14 Experimental control circuit

The supply voltage VDC provides the capacitor with the initial charge, and then the
switch is opened to isolate the supply. The current supply IS simulates the circulation
current of the SMES through the PMCS.

Varying the values of C and L, as discussed in Section 6.3.2, controls the current
pulse. As the PMCS becomes resistive, the current is redirected through the lowvalue shunt impedance in parallel with the switch.

6.3.2 Current Pulse and Flux Jumping

As previously mentioned in Chapter 2, applying a high frequency current pulse
creates a magnetic field where flux penetrates the superconductor. This creates an
unstable and non-uniform flux. The thermo-magnetic process known as flux jumping
occurs as the flux redistributes to regain equilibrium. This redistribution causes the
superconductor to heat [75].

Flux jumping can occur in a part of the superconductor (known as a local flux jump)
or depending on the frequency of the pulse it may destabilise to a global flux jump
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(the whole of the tape) [75]. For this reason the frequency and the amplitude of the
current pulse in the test bed has been made tuneable, to allow experimentation of the
effect of different pulses.

The current pulse and the consequent voltage discharge across the capacitor can be
modelled by using Equations (1) and (2), which have been gained through analysing
the circuit with Laplace transforms.

I L (t ) = Vs

C ⎛ t ⎞
sin⎜
⎟
L ⎝ LC ⎠

⎛ t ⎞
⎟
V (t ) = V s cos⎜⎜
⎟
⎝ LC ⎠

(1)

(2)

Where;
IL is the current through the coil (A),
V is the voltage across the capacitor (V),
Vs is the source voltage (V),
C is the constant capacitance value (F),
L is the constant inductance value (H) and,
t is the time (s).

It has been found that the waveforms shown in Figures 6.15 and 6.16, achieved
experimentally, can be predicted quite accurately by the above equations.
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Figure 6.15 Current pulse through PMCS coil

Figure 6.16 Voltage across capacitor during discharge

6.3.3 Results

The results of importance when testing the PMCS are the value of impedance that can
be achieved and the opening time of the switch (the time taken for the PMCS to begin
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exhibiting significant impedance); both of these characteristics are best represented by
observing the variation of the PMCS impedance over time.

As a reference for these results; the impedances in previous implementations of
PMCS as recorded by other researchers all lie in the range of 0.1 – 0.5 Ω/m [63, 64,
65]. The opening time of the PMCS can be expected to be as fast as 50µs; several
implementations have proven to switch in < 2ms, and reach full impedance within
50ms and remained open for up to 300ms [63].

Two coils were tested using the experimental setup shown in Figure 6.14. The first
was a HTS sample three meters in length with a nominal Ic of 20A. The coil was
subjected to current pulses with a range of pulse widths and amplitude of 1A. The
coil impedance was observed to increase significantly when the pulse width was set
between a predetermined range of 10 - 200µs. The results of the experiment when a
45µs pulse was injected are shown in Figure 6.17.
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Figure 6.17 Results of testing on 3m HTS coil

It can be observed that the impedance increases quite rapidly, effectively switching to
the peak impedance within 400µs, then resolving to a steady state impedance of
approximately 0.8Ω within 2ms.
0.27Ω/m.

This relates to a resistivity of approximately

However, after a period of 4ms the impedance died away rapidly,

indicating that the switch returned to a superconducting state quite quickly.

The second coil tested was a 30 metre HTS sample with a nominal Ic of 4A. Again the
coil was subjected to the same series of tests with the results achieved in Figure 6.18
at a pulse width of 200 µs.
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Figure 6.18 Results of testing on 30m HTS coil

It can be observed that in this case the rapid impedance increase again effectively
switching to the peak impedance within 400µs, and again to a resistivity of
approximately 1 Ω/m. In this case the impedance does not resolve smoothly, instead
oscillating around a value of 10Ω within 500µs. This relates to a resistivity of
approximately 0.33Ω/m.

However, this time the impedance decays even more

rapidly, beginning to significantly decline in less than 1ms.

These results indicate that it is possible to rapidly increase the impedance of the HTS
PMCS coils to a significant value. However, the PMCS would not be of great use to
the SMES design with short interval when the switch is open. It may be possible to
increase this period further by exchanging the LC pulse arrangement with a power
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supply capable of supplying a repetitive pulse (however, no such supply was available
for this testing).

6.3.4 Discussion – SMES Efficiency

Using the results discussed in Section 6.2.3, it is possible to estimate the effect the
PMCS will have on the efficiency of the SMES. Thus the success of the PMCS can
be measured against the performance of the SMES PCC with the use of only
conventional power electronic switches (refer to Figures 6.2 and 6.3).

6.3.4.1 PMCS Losses

The significant losses introduced by the PMCS occur during a mains fault event,
when the energy is being discharged to the load. The PMCS introduces a resistive
element in a system that has in this case, or in the case of a three-phase 415V load, a
DC voltage of 600V across it. Hence to reduce the losses incurred, the impedance of
the PMCS must be made as high as possible, as indicated by equation (3).

Vdc2
∆t
E=
Z

(3)

Where;
E is energy dissipated across the PMCS (J),
Vdc is the voltage across the DC bus (and hence the PMCS) (V),
Z is the PMCS impedance (Ω) and,

∆t is the duration of the discharge event (s).
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This relationship is shown in Figure 6.19, which graphs the losses that would be
incurred across a PMCS for a period of 200ms, made from a winding of 500m of HTS
tape, assuming a DC voltage of 600V.

Figure 6.19 PMCS losses during discharge of the SMES coil

6.3.4.2 Comparative SMES Efficiency

Once the predicted losses for the PMCS have been established, it is possible to
compare the total losses (circulation + discharge) with those of a SMES coil without a
PMCS included. The most common way to increase the energy storage capability of
a SMES coil is to increase the current rating (E = ½ LI2). Figure 6.20 compares the
losses of the two systems as a function of current, to indicate increasing storage
capacity; with the PMCS rated at an impedance of 150Ω (A normalised HTS
resistivity of 0.3Ω/m is assumed).
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Figure 6.20 Comparative losses between PMCS and conventional semiconductors

The losses are calculated assuming a SMES discharge period of 200ms. The
semiconductor losses increase with current, assuming properly rated devices.

However, it can be observed that the PMCS losses behave as a straight line and do not
increase with the size of the SMES; hence it becomes more efficient when applied to
larger loads, and a cut-off point is clearly visible at 90A where the PMCS becomes
beneficial to the overall efficiency of the SMES. It should be noted that this is
assuming a constant DC bus voltage and an increase to a higher voltage system would
result in the PMCS losses increasing as described by equation (3).
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6.4 Conclusion
From the results presented, the following conclusions can be drawn about
cryoelectronics; 1) NPT IGBTs are able to operate at cryogenic temperatures down to
30K, however they show an increase in continuous power losses and a reduction in
VBD. 2) PT IGBTs show stable operation in regard to temperature and show a slight
reduction in power loss at some temperatures; however they have an intrinsic cut-off
temperature below which they will not function. 3) MOSFETs are the most suitable
device for cryogenic operation. In this sample, some showed a reduction in Rds(on) of
greater than five times. A reduction in VBD was apparent but was no more than other
types of semiconductors. The advent of high VBD MOSFETs means this will often not
be a significant practical problem.

Therefore these devices would be suitable for operation in a SMES PCC if as
described in Chapter 2, they were paralleled to meet the current rating.

The

implementation of MOSFETs in this way could effectively reduce circulation losses
in the coil circuit by more than five times compared with operating the devices at
room temperature.

In regard to PMCS, it has been concluded that by using the current control method
with a repetitive pulsing scheme, a PMCS could be built to suit the switching speed
and low loss requirements of a SMES system. However, further experimentation is
required to confirm this.
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The preliminary results of the PMCS have been used to assess the efficiency of the
device and the projections show that the PMCS becomes much more efficient as the
size of the SMES increases.

Figure 6.20 has been modified to draw a comparison between the efficiency predicted
by a prototype PMCS, the implementation of paralleled cryogenic MOSFETs, and
using conventional IGBTs, and is shown below in Figure 6.21.

Figure 6.21 Summary of comparative losses between PCC component options

This comparison reveals that the use of cryogenic MOSFETs is more efficient than
the PMCS up to a value of 300A, and is significantly more efficient than conventional
IGBTs operated at 300K for any value of current.
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7. System Characterisation
7.1 Introduction
This chapter details the experimental characterisation of the PCC used to control the
operation of the SMES coil. The aim of the characterisation is to assess the ability of
the PCC to monitor the line voltage to detect voltage sags, and then to control the
energy stored in the SMES coil to maintain the line voltage during a fault condition
and the SMES current during the normal condition.

The PCC has been characterised under two modes of operation, firstly during the
steady state and secondly during a set of voltage sag conditions. The waveforms and
values achieved by the experimentation are compared with the computer modelled
data presented in Chapter 5.

Section 7.2 of this chapter describes the experimental setup used to complete the
system characterisation, including photographs of the PCC and other integrated
components. Sections 7.3 and 7.4 will examine the operational characteristics of the
system in steady state and fault mode respectively. Section 7.5 will discuss the
conclusions

derived

from

the

experimental

characterisation

and

make

recommendations of further testing that could be performed under more favourable
testing conditions.

7.2 Experimental Setup
This section details the experimental setup for the characterisation tests, describing
the system connections and values used for the required components such as the load,
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supply, and energy storage bank. This section will also provide a set of photographs
as a visual representation of the actual PCC circuit layout and components.

7.2.1 Energy Storage Bank

As described in Chapter 5, due to the destruction of the superconducting coil, a
substitute energy storage component had to be used. The most suitable inductive
energy storage device available was a copper wound inductor bank consisting of 10
6mH coils connected in series as shown below in Figure 7.1.

Figure 7.1 Photo of copper inductor bank used for energy storage

The inductor bank was tested to a maximum current of 40A, and the during fault tests
were run at 30A to provide a safety margin; this provided enough energy to
demonstrate the PCC control. It should also be noted that the resistance associated
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with the copper windings must be taken into account, especially when observing the
frequency at which the coil current must be replenished. The full specifications for
the copper inductor bank are given in Table 7.1

Parameter

Inductance
Resistance
Current (rated/operating)
Physical Dimensions (h/l/d)
Energy Stored

Value

0.06 H
0.6 Ω
40 / 30 A
0.49 / 1.20 / 0.22 m
48 / 27 J

Table 7.1 Operational parameters for copper inductor bank

7.2.2 System Supply and Load

The SMES system was supplied by a three phase 415V, 20A supply. The supply line
was fed through a variac to allow control of the input voltage level. The load was set
up using a three phase resistive bank previously designed for a light dimmer circuit,
as shown below in Figure 7.2.

157

Figure 7.2 Three phase variable resistive load

The full rating of the resistive load was 2.75kW for two of the phases and 3kW for the
third; however for the purposes of this experiment the load was set to 50Ω / 0.025mH
per phase to represent a typical balanced load. The load was connected in star
configuration and the impedance value used equates to approximately 1.06kW per
phase.

7.2.3 PCC Photographs

This section displays a visual representation of the SMES electrical and electronic
system. The first photograph, shown in Figure 7.3, shows the overall layout of the
PCC.
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Figure 7.3 Photograph of PCC layout

The bottom layer of the control unit housed the high power electronics and
connections; these include the rectifier, DC chopper, DC bus and capacitance, and the
inverter. Detail of the bottom layer is shown in Figure 7.4.
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Figure 7.4 Photograph of bottom layer of PCC

The upper layer of the control unit consists of the control level and interface
electronics; such as the DSP board, the PWM conversion circuit, voltage feedback
signal conversion circuit, the chopper driver circuit and ±15VDC power supplies.
More detail of the upper layer is shown in Figure 7.5.
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Figure 7.5 Photograph of upper layer of PCC

Finally, as discussed in Chapter 5, the current control circuit, in the form of an analog
current hysteresis loop controller, was separated from the other electronics to reduce
the induced noise from the high frequency switching. This circuit was installed in a
separate box, shown in Figure 7.6.
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Figure 7.6 Analogue current controller circuit

As can been seen from the photograph in Figure 7.6, the front panel of the box
features the external current reference control (in the form of a pot), a fault reset and
the current reference feedback, which in this case was tuned to 1V/10A.

7.3 Steady State Characterisation
This section characterises the PCC operation in the steady state mode (defined as
being in the no fault present condition). The data is presented as a progression
through the SMES system, analysing the AC input waveforms, then the DC
characteristics, and then the AC output waveforms.
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7.3.1 AC Input Waveforms

The first component to be measured during the characterisation was the AC input
waveforms, measured at the output of the variac. These waveforms were measured
firstly to observe the quality of the power being applied to the system and secondly to
give a reference for the output waveforms in terms of harmonic power levels.

The three line to line voltages were measured for the phases, typical of them is the
L1-L2 waveform shown in Figure 7.7.

Figure 7.7 Input voltage waveform L1 – L2

It was observed from the waveforms that there is some slight clipping introduced by
the Variac (i.e. was not visible in the mains supply). Using the data sampled from the
L1 – L2 waveform, a Fast Fourier Transform (FFT) operation was performed to
determine the harmonic powers of the signal. The transformation was performed over
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25 cycles sampled at a rate of 10kHz.

The powers were then calculated as a

percentage of the total power of the signal over the entire frequency range. The semilog graphical representation of the result is shown in Figure 7.8. The results are only
presented for L1 – L2 as all three waveforms were very similar in shape.

Figure 7.8 Harmonic power content of input voltage waveform

This data was then integrated over a 20Hz bandwidth for each of the first 11
harmonics. The results of this operation are shown in Table 7.2; again the power is
represented as a percentage of the total power.
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Harmonic

Power (%)

DC
1
2
3
4
5
6
7
8
9
10
11

0.25
96.26
0.26
0.07
0.03
0.03
0.01
0.02
0.01
0.01
0.00
0.00

Table 7.2 Powers for first 11 harmonics of input voltage waveform

It is evident that the powers do not add up to 100%, this is because the remaining
percentage is contributed by total of the higher order harmonics, but there was no
significant individual values observed. It can be observed that the majority of the
power in the signal is at the fundamental; however there are slight peaks on the DC
and 2nd harmonics.

7.3.2 DC Behaviour

Two main characteristics of the DC component of the PCC were observed: the DC
bus voltage and the DC coil current. The DC bus voltage was measured directly and
is shown in Figure 7.9.

165

Figure 7.9 DC bus voltage during steady state condition

The baseline voltage was 584V with an acceptable high frequency oscillation of
±5.5V.

The current waveform was observed to confirm that the hysteresis controller was
working correctly and maintaining the current at the specified level. The current was
set using the controller to 4 different levels: 10, 20, 30, and 40A. The current
waveform could then be observed over a range of nominal values, as shown in Figure
7.10.
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Figure 7.10 DC coil current waveform over range of nominal current levels

It was observed, as expected that as the current was increased, the required switching
frequency to maintain the nominal current also increased. The operation of gt1 was
observed to confirm the switching pattern (as described in Chapter 5, during steady
state the charging of the coil is controlled by the switching of gate gt1).

The

switching of gt1 when the coil was set at a nominal current of 40A is shown in Figure
7.11.
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Figure 7.11 gt1 switching waveform for nominal current of 40A

Tabulating the results of the gt1 switching waveforms allowed the change in
switching frequency, duty cycle, standby time (ts), and charge time (tc) over the range
of currents to be compared (Table 7.3).

Nominal
Current (A)
10
20
30
40

ts (ms)

tc (ms)

Duty Cycle

20.70
12.15
8.45
6.20

0.4
0.4
0.4
0.4

1.9%
3.2%
4.5%
6%

Frequency
(Hz)
47.4
79.7
113.0
151.5

Table 7.3 gt1 switching scheme characteristics
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7.3.3 AC Output Waveforms

The output waveforms were measured at two separate points, firstly at the output of
the inverter to observe the PWM switching scheme and secondly after the output filter
to observe the voltage waveform seen by the load.

The first measurement at the output of the inverter across L1 – L2 is shown in Figure
7.12.

Figure 7.12 Line to line PWM waveform at output of inverter

The same measurements were repeated for L1 – L3 and L2 –L3, yielding the same
shape waveform so they are not presented here.
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The measurements after the output filter (at the load) were measured as line to line
(Figure 7.13) and line to neutral (Figure 7.14). Again, these figures show waveforms
that are typical of the other phases in this balanced system.

Figure 7.13 Output voltage waveform L1 – L2
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Figure 7.14 Output voltage waveform L1 – N

It can be seen directly from these results that the output waveform is not perfectly
sinusoidal.

As described in Chapter 5 (Section 5.4.5) this is as a result of the

component values used for the output filter not being ideal. To more accurately
measure the quality of the output waveform produced, the harmonics of the line to
line (L1 – L2) output voltage was determined in the same fashion as the input voltage,
yielding the results shown in Figure 7.15.
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Figure 7.15 Harmonic power content of output voltage waveform

Similarly to the input waveform, the data was then integrated over a 20Hz bandwidth
for each of the first 11 harmonics. The results of this operation are shown in Table
7.4.

Harmonic

Power (%)

DC
1
2
3
4
5
6
7
8
9
10
11

0.02
95.10
0.04
0.03
0.01
0.01
0.01
0.00
0.01
0.01
0.02
0.00

Table 7.4 Powers for first 11 harmonics of input voltage waveform
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It can be observed from Table 7.4 that the fundamental harmonic is slightly lower
than that of the input waveform, but as discussed this is to be expected, and could be
remedied with more ideal output components.

7.4 Characterisation During Voltage Sag Events
This section details the operation of the SMES PCC during the sag event condition,
i.e. when a voltage sag event occurs, reducing the DC bus voltage to less than the
specified minimum value. The purpose of this section is to show the ability of the
PCC to deliver the available energy in the coil to the load to maintain the voltage for
as long as possible. To achieve this aim, the DC bus voltage, DC coil current and AC
output line to line voltage were measured during three depths of voltage sag: 50%,
75% and 100%.

Due to the restrictions on available test equipment and the small amount of energy
available from the copper inductor bank, each of the sags were applied as ‘permanent’
(>1s) faults rather than short transients. This allows a more comprehensive study of
the PCC as well as the duration for which the voltage level can be sustained.

7.4.1 Full 100% Voltage Sag Experiments

These experiments were performed by switching off the AC power supply to the
SMES. As mentioned earlier the coil current was set to nominally 30A and the
minimum voltage trigger was set to 15% to provide the best observation of the coil
current being discharged to hold the load.

The DC bus voltage was recorded when the full voltage sag occurred at time 1.0s, as
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shown in Figure 7.16.

Figure 7.16 DC bus voltage during 100% depth voltage sag

The current was also measured under the same conditions and is shown in Figure
7.17.
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Figure 7.17 DC coil current during 100% depth voltage sag

It can be observed from the waveforms that as DC bus voltage passes below the 15%
level, the current from the coil is discharged to the bus to drive the voltage back up to
100%. The energy storage is quite small and in this instance manages to hold the load
for 27ms before dropping below the allowable voltage level.

The last peak and gradual decline of the voltage is due to the capacitance on the DC
bus. This is also reflected in the AC line to line output voltage, shown in Figure 7.18.
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Figure 7.18 Line to line AC output voltage during 100% depth voltage sag

7.4.2 Partial Voltage Sag Experiments

The experiments detailed in Section 7.3.1 were repeated under the same parameters
with the voltage sag depth varied to 75% and 50% respectively. The DC voltage and
current waveforms for the 75% tests are shown in Figures 7.19 and 7.20, with the sag
occurring at time 1.0s.
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Figure 7.19 DC bus voltage during 75% depth voltage sag

Figure 7.20 DC coil current during 75% depth voltage sag
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As in the full voltage sag tests the current is observed to discharge to the bus, this
time, due to the sag being smaller, the energy has the capacity to drive the voltage
back up to an acceptable level multiple times, evident from Figure 7.20, before the
energy is dissipated. It is also observed that after each discharge, the DC coil, is
partially recharged by the energy available in the DC capacitor, enabling it to drive
the voltage up repetitively, in this instance holding the voltage at an acceptable level
for 59.6ms. Again the pattern of the DC voltage is evident at the load, shown in
Figure 7.21.

Figure 7.21 Line to line AC output voltage during 75% depth voltage sag

Lastly the DC voltage and current waveforms for the 50% tests are shown in Figures
7.22 and 7.23, with the sag occurring at time 1.0s.
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Figure 7.22 DC bus voltage during 50% depth voltage sag

Figure 7.23 DC coil current during 50% depth voltage sag
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Again the current is observed to discharge to the bus, the partial recharge by the
energy available in the DC capacitor enabling it to drive the voltage up repetitively, in
this instance holding the voltage at an acceptable level for 67.4ms. Once, again the
pattern of the DC voltage is evident at the load, shown in Figure 7.24.

Figure 7.24 Line to line AC output voltage during 50% depth voltage sag

7.5 Conclusion
This chapter has shown the physical layout of the SMES PCC and shown the
characterisation results for both the steady state and during sag event conditions. The
characterisation of the PCC during steady state has conclusively shown that the
system performs the correct rectification and then inversion of the voltage waveform.
The fundamental harmonic component of the AC output wave was smaller than
desired; however, this is only a matter of upgrading the output filter components to
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those specified, rather than just using those available and is not an issue as far as the
research component of this thesis is concerned. In addition to this, the hysteresis
current control circuit was proven to accurately maintain the current level in the DC
coil at a specified level.

The characterisation of the PCC during sag events was performed at full 100% sag
depth and at partial sag depths of 75% and 50%.

The PCC was observed to

successfully discharge the current from the coil to maintain voltage for as long as
possible during ‘permanent’ (>1s) sags.

The hold-up time of the voltage was

improved significantly due to the large DC capacitance periodically recharging the
inductor; however this is mainly due to the very small size of the energy storage
capacity of the inductor bank. Such behaviour would become less significant as the
energy in the coil becomes much larger than that stored in the capacitance (i.e. after
upgrading the coil to the HTS coil specified in Chapter 4).
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8. Summary of Conclusions and Recommendations
8.1 Conclusions
In Chapter 2, the literature review detailed the evolution of SMES technology over the
past 25 years, including discussion of the PCCs used to control other SMES devices.
Both LTS and HTS SMES devices were analysed, with reference to coil design and
arrangement, cooling techniques and applications. In addition to this, alternative
switching methods that may be incorporated into the design to improve efficiency,
such as cryoelectronics and PMCS devices, were considered in the research.

The result of this was a presentation of the case for SMES as a competitive alternative
solution to mitigating voltage sags in power systems and the identification of how the
research presented in this thesis complements other SMES development projects
completed or continuing elsewhere in the world.

In Chapter 3, an innovative design of a cryogenic system used to cool the SMES coil
was presented. The cryogenic system developed for the prototype was a gaseous
helium conduction cooling system, rather than the conventional LN2 bath used in the
majority of HTS SMES designs.

The experimental validation of the system

determined that by using the cold head conduction cooling technique the coil could be
cooled to and operated at 30.4K, with a heat loss capacity of 25W.

This new method of cooling HTS SMES coils to temperatures less than the 77K
achieved in LN2 bath systems vastly improves the energy density of the coil.
However, unlike a ‘wet’ system where the conductor is constantly in contact with the
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liquid cryogen and more able to dissipate any heat increase it was found that this
system required a long time to recover from any quench of the superconductor. This
led to the conclusion that implementation of the conduction cooled cryostat method
would require specific redesign of the HTS coil and more sophisticated methods of
monitoring the dynamic coil temperature.

In Chapter 4, the original electromagnetic HTS coil design produced by R. Thompson
was discussed and innovative methods of experimental characterization were
developed to adapt to the particular application of validating a HTS coil design. This
involved measuring the Ic and inductance of the coil. The Ic value of the coil was
measured at both 77 and 30K, the relationship between the two Ic values showed a
very significant improvement (a factor of 4.7) and the uniformity of the Ic along the
coil was acceptable. The inductance was measured using two different methods that
produced a very accurate and consistent result.

The failure of the original coil design was evident in the low value of inductance due
to the copper former, the low Ic produced by poor joints and tape quality (poor
manufacturing), and the lack of sufficient thermal conduction to the copper cooling
plate. As a solution to problems that were exhibited, an innovative adaptation of the
coil design has been presented, incorporating a composite former design and a stacked
pancake arrangement for the HTS coil. This new design takes advantage of the
improved energy density provided by the conduction cooling, but also addresses the
issue of superconductor quench within the coil.

In Chapter 5, the design, modeling and construction of the PCC used to control the
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operation of the SMES coil was presented. A typical voltage sag problem was
presented in the case study power quality survey of the MM KCR. The typical
characteristics of the observed sag behaviours and electronic load requirements was
used to develop the PCC design both by first principles calculation and with the
assistance of a PSCAD model.

A novel three phase circuit design was developed that incorporated standard
technologies such as rectifier/inverter systems but also incorporated the unique circuit
required to control the SMES coil. In addition to this a full PSCAD model has been
developed, for the first time enabling the charge, steady state and discharge modes of
the SMES to be modeled. This new software model can be used as a tool to enable
the simulation of the SMES PCC operational characteristics, both for the current and
future designs.

In Chapter 6, a new philosophy of integrating cryoelectronics or a PMCS into the
PCC to improve the SMES efficiency was presented. Experimental analysis of the
behaviour of power semiconductor devices such as MOSFETs and IGBTs was
performed over a range of operating parameters and temperatures (30 – 300K). A
novel design of a prototype HTS PMCS and preliminary validation results were also
presented.

These research activities lead to a number of new research outcomes about the
inclusion of alternative switching technologies. 1) NPT IGBTs are able to operate at
cryogenic temperatures down to 30K; however they show an increase in continuous
power losses and a reduction in VBD. 2) PT IGBTs show stable operation in regard to
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temperature and show a slight reduction in power loss at some temperatures; however
they have an intrinsic cut-off temperature below which they will not function. 3)
MOSFETs are the most suitable device for cryogenic operation. In this sample, some
showed a reduction in Rds(on) of greater than five times. A reduction in VBD was
apparent but was no more than in other types of semiconductors. The advent of high
VBD MOSFETs means this will often not be a significant practical problem.

Therefore, these devices would be suitable for operation in a SMES PCC if as
described in Chapter 2, they were paralleled to meet the current rating.

The

implementation of MOSFETs in this way could effectively reduce circulation losses
in the coil circuit by more than five times compared with operating the devices at
room temperature.

A PMCS design suitable for operation in a SMES circuit has not been previously
implemented using HTS material, this novel concept has been used to achieve a new
step in the development of PMCS technology. Initial validation of the design has
concluded that by using the current control method with a repetitive pulsing scheme, a
HTS PMCS could be built to suit the switching speed and low loss requirements of a
SMES system.

In Chapter 7, the physical layout of a three phase SMES PCC and the characterisation
results for both the steady state and during sag event conditions were presented for the
first time. This validation of the novel PCC design concluded that the circuit could
maintain the load voltage to within ± 10 - 15% of the nominal voltage level with the
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capability to deliver consistent power to a 100kVA load over a period of 200ms, as
specified.

The characterisation of the PCC during steady state has shown that the system
performs the correct rectification and then inversion of the voltage waveform. In
addition to this, the hysteresis current control circuit was proven to accurately
maintain the current level in the DC coil at a specified level.

The characterisation of the PCC during sag events was performed at full 100% sag
depth and at partial sag depths of 75% and 50%.

The PCC was observed to

successfully discharge the current from the coil to maintain voltage for as long as
possible during ‘permanent’ (>1s) sags. However, the absence of an available HTS
coil as the energy storage medium means that full integration of the system has not
yet been achieved.

This thesis has detailed the successful development of a HTS SMES system, an
innovative approach to coil and cryogenic system design has been discussed and the
novel application of power electronics and alternative switching technologies has
been presented.

8.2 Recommendations for Further Work
The following section details recommendations by the author for further work that can
be performed to extend the findings of this thesis.

186

8.2.1 Coil Redesign

It is recommended that the HTS coil be fully redesigned to incorporate the lessons
learned by the project, detailed in Chapter 4, and based upon the conclusions drawn
by the author. Acquiring higher quality tape would allow the coil to be built to the
projected capacity of 20kJ enabling the prototype to become a suitable industrial test
bed.

8.2.2 Incorporation of Alternative Switching Technologies

It is recommended that the findings of the experimentation with alternative switching
technologies be used to improve the efficiency of the SMES PCC. This would also
imply that the cryogenic system would be expanded to a two stage configuration to
incorporate the cooling of the switching devices at 77K. It is also recommended that
further development of the HTS PMCS be pursued, specifically acquiring sufficient
tape to manufacture a practically sized switch, improving the switching control by
employing a repetitive pulse algorithm, and investigating the use of thin film
deposited HTS.

8.2.3 SMES System Integration

The electronics already developed for this thesis is sufficiently rated to connect a 20kJ
SMES coil to a three phase industrial load, and requires only small adjustment, such
as an upgrade of the output filter (as discussed in Chapter 5). At the completion of a
new HTS coil it is recommended that full integration of the system be achieved to
complete the first AC prototype stage. In addition to this it is also suggested that the
ability to mitigate other power quality disturbances (such as voltage swell) may be
integrated into the electronics to broaden the capabilities of the system.
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Appendix A
A.1 Platinum Sensor Reference Curve

A.2 Interpolated Data for Platinum Thermometer
Interpolated table is based on results of experimental measurements of platinum
resistance as a function of temperature (obtained with the use of a calibrated
CERNOX temperature sensor). Precision of temperature measurements with the use
of Pt resistor are associated with an error of +/- 1K at 20K.
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T
[K]

R
[Ω]

dR/dT
[ Ω/K ]

T
[K]

R
[Ω]

dR/dT
[ Ω/K ]

T
[K]

R
[Ω]

dR/dT
[ Ω/K ]

10.00
11.00
12.00
13.00
14.00
15.00
16.00
17.00
18.00
19.00

1.340
1.357
1.377
1.400
1.430
1.467
1.512
1.566
1.629
1.702

+0.017
+0.018
+0.021
+0.027
+0.033
+0.041
+0.045
+0.058
+0.068
+0.077

40.00
41.00
42.00
43.00
44.00
45.00
46.00
47.00
48.00
49.00

5.686
5.990
6.302
6.622
6.949
7.283
7.623
7.970
8.322
8.680

+0.300
+0.308
+0.316
+0.323
+0.331
+0.337
+0.344
+0.349
+0.355
+0.360

150.0
155.0
160.0
165.0
170.0
175.0
180.0
185.0
190.0
195.0

50.512
52.599
54.679
56.754
58.822
60.884
62.938
64.986
67.026
69.059

+0.418
+0.417
+0.416
+0.414
+0.413
+0.412
+0.410
+0.409
+0.407
+0.406

20.00
21.00
22.00
23.00
24.00
25.00
26.00
27.00
28.00
29.00

1.784
1.875
1.976
2.088
2.210
2.342
2.486
2.642
2.810
2.991

+0.080
+0.096
+0.106
+0.117
+0.127
+0.138
+0.150
+0.162
+0.174
+0.187

50.00
55.00
60.00
65.00
70.00
75.00
80.00
85.00
90.00
95.00

9.042
10.918
12.875
14.899
16.959
19.025
21.101
23.186
25.278
27.375

+0.365
+0.384
+0.397
+0.407
+0.412
+0.414
+0.416
+0.418
+0.419
+0.420

200.0
205.0
210.0
215.0
220.0
225.0
230.0
235.0
240.0
245.0

71.085
73.103
75.115
77.121
79.119
81.112
83.100
85.082
87.060
89.034

+0.404
+0.403
+0.402
+0.400
+0.399
+0.398
+0.397
+0.396
+0.395
+0.394

30.00
31.00
32.00
33.00
34.00
35.00
36.00
37.00
38.00
39.00

3.184
3.391
3.611
3.843
4.086
4.320
4.562
4.828
5.105
5.391

+0.200
+0.213
+0.226
+0.238
+0.249
+0.255
+0.261
+0.272
+0.281
+0.291

100.0
105.0
110.0
115.0
120.0
125.0
130.0
135.0
140.0
145.0

29.477
31.583
33.690
35.799
37.907
40.015
42.121
44.225
46.325
48.421

+0.421
+0.421
+0.422
+0.422
+0.422
+0.421
+0.421
+0.420
+0.420
+0.419

250.0
255.0
260.0
265.0
270.0
275.0
280.0
285.0
290.0
295.0

91.004
92.973
94.939
96.905
98.872
100.84
102.81
104.78
106.76
108.75

+0.394
+0.393
+0.393
+0.393
+0.393
+0.39
+0.39
+0.40
+0.40
+0.40

300.0

110.74

+0.40
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Appendix B
B.1 HTS Coil Copper Former Design Schematic
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Appendix C
C.1 Current Hysteresis Control Circuit

-15V
+15V

LF347
Ref Pot.
-5V = 50A

LF347

+

+

-

-

Output
Gate Signal

+
LM311

LEM Feedback
0.5V = 50A

LF347
+
-

LF347
+
-

Enable from
DSP Board
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C.2 Block Diagram of DSP56F807 Chip

C.3 Signal Amplifier Circuit
All of the PWM signals produced by the DSP chip were passed through a bank of six
HCPL2211 optocouplers to isolate the DSP board from the inverter pack and to boost
the 3.3V signal level to the required 15V.

The DC bus voltage output signal

produced by the inverter pack was processed by the DSP chip to determine when a
sag was occurring. The signal from the inverter pack was passed though a two stage
amplifier to reduce the full scale 9V signal to the required 3.3V signal level. The
noise induced on this signal was quite high so a low pass filter was installed either
side of the amplifier set.
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